
intel iAPX 286
Programmer's Reference Manual including the iAPX 286 Numeric Supplement



LITERATURE

In addition to the product line Handbooks listed below, the INTEL PRODUCT GUIDE (no charge, Order No. 210846) provides an overview of Intel's complete product line and customer services.

Consult the INTEL LITERATURE GUIDE for a complete listing of Intel literature. TO ORDER literature in the United States, write or call the Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051, (800) 538-1876, or (800) 672-1833 (California only). TO ORDER literature from international locations, contact the nearest Intel sales office or distributor (see listings in the back of most any Intel literature).

| 1984 HANDBOOKS | U.S. PRICE* |
|---|-------------|
| Memory Components Handbook (Order No. 210830) Contains all application notes, article reprints, data sheets, and other design information on RAMs, DRAMs, EPROMs, E ² PROMs, Bubble Memories. | \$15.00 |
| Telecommunication Products Handbook (Order No. 230730) Contains all application notes, article reprints, and data sheets for telecommunication products. | 7.50 |
| Microcontroller Handbook (Order No. 210918) Contains all application notes, article reprints, data sheets, and design information for the MCS-48, MCS-51 and MCS-96 families. | 15.00 |
| Microsystem Components Handbook (Order No. 230843) Contains application notes, article reprints, data sheets, technical papers for microprocessors and peripherals. (2 Volumes) (Individual User Manuals are also available on the 8085, 8086, 8088, 186, 286, etc. Consult the Literature Guide for prices and order numbers.) | 20.00 |
| Military Handbook (Order No. 210461) Contains complete data sheets for all military products. Information on Leadless Chip Carriers and on Quality Assurance is also included. | 10.00 |
| Development Systems Handbook (Order No. 210940) Contains data sheets on development systems and software, support options, and design kits. | 10.00 |
| OEM Systems Handbook (Order No. 210941) Contains all data sheets, application notes, and article reprints for OEM boards and systems. | 15.00 |
| Software Handbook (Order No. 230786) Contains all data sheets, applications notes, and article reprints available directly from Intel, as well as 3rd Party software. | 10.00 |

^{*} Prices are for the U.S. only.



iAPX 286 PROGRAMMER'S REFERENCE MANUAL INCLUDING THE iAPX 286 NUMERIC SUPPLEMENT

Literature Department Intel Corporation 3065 Bowers Avenue Sente Clara CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to undate nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

48effel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used to identify Intel products:

| Intellink MicRoMJ 10SP MilliBU 10SP MilliBU 10DS MilliChi 12DK MilliChi 13DK Ping-A-Bub 15BK PROMPT 15DM Ripplemode 15XM RMX/80 RMCS Spiren 200 | iDIS iLBX im iMMX infolio intolorsion intolorsion intoligent Identifier intoligent Fregramming | NEDIT SXP SXP COMMputer CREDIT FACE CRE CRE CRE CRE CRE CRE CRE CRE CRE C |
|--|--|---|
| | inteligent Programming Intellec | |



IAPX 286 PROGRAMMER'S FERENCE MANUAL INCLUDING

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used to identify Intel products:

AEDIT Intellink MICROMAINFRAME **BITBUS** iLBX **MULTIBUS** iPDS MULTICHANNEL iMMX COMMputer iRMX MULTIMODULE CREDIT Insite iSBC Plug-A-Bubble int_el int_elBOS Intelevision PROMPT iSBX I²ICE iSDM Ripplemode RMX/80 iATC iSXM inteligent Identifier ICE RUPI Library Manager iCS inteligent Programming MCS System 2000 UPI iDBP Megachassis Intellec

Table of Contents

| CHAPTER 1 | | age |
|--|---|------|
| INTRODUCTION TO IAPX 286 | | |
| General Attributes | notioustant.gmut | 1-1 |
| Modes of Operation | Call instruction | 1-2 |
| Advanced Features | | 1-2 |
| Memory Management | | 1-2 |
| Task Management | | 1-3 |
| Protection Mechanisms | | 1-3 |
| Support for Operating Systems | | 1-4 |
| Organization of This Manual | | 1-4 |
| 8S-6 | | |
| CHAPTER 2 enoil | autical paid Sea animinant reterral | |
| SADY 206 DACE ADCUITECTURE | | |
| iAPX 286 BASE ARCHITECTURE Memory Organization and Segmentation | FERNSIRIE HISTORIAN | 2-1 |
| Deta Times | | |
| Data Types | | |
| Registers | | 2-6 |
| 33-8 General Registers | | 2-6 |
| Memory Segmentation and Segment Registers | | 2-7 |
| Index, Pointer, and Base Registers | | 2-10 |
| Status and Control Registers | Direction Flag Control Instructions | 2-14 |
| Addressing Modes | .Fiag.Transfer.Josimiotions | 2-15 |
| TS-E Operands | Sinory-Coded Decimal Arithmetic Instruc | 2-16 |
| Register and Immediate Modes | | |
| Memory Addressing Modes | olioustani inamiaulbii. GOS barbacanii. | 2-17 |
| 9S-8 Segment Selection | Trustad Instructions | 2-17 |
| 99-8 Offset Computation | an annihumbad hanalui S. han halaart. | 2-19 |
| 93-8 Memory Mode | | 2-20 |
| @S-Input/Output | agolforateal funitiO has funal. | 2-22 |
| 08-8 I/O Address Space | Processor Extension Instructions | 2-22 |
| Memory-Mapped I/O | December Dynamics Supply of the | 2-23 |
| Interrupts and Exceptions | Numeria Date Propagos Instructions | 2-23 |
| Hierarchy of Instruction Sets | Azidemotio locturaliona | 2-24 |
| 3-31 | Comparison Instructions | |
| CHAPTER 3 | Transcandental Instructions | |
| BASIC INSTRUCTION SET | Data Transfer Instructions | |
| Data Movement Instructions | Constant instructions | 3-1 |
| General-Purpose Data Movement Instructions | | 3-1 |
| Stack Manipulation Instructions | | 3-1 |
| Flag Operation with the Basic Instruction Set | A gara | |
| Status Flags | | 3-5 |
| Control Flags | | |
| Arithmetic Instructions | national level to the state of | 3-5 |
| Addition Instructions | | 3-7 |
| Subtraction Instructions | •••••• | 3-7 |
| | 2 9376 | |
| Multiplication Instructions | | 3-8 |
| Division Instructions | | |
| Logical Instructions | AGDI BESHING BING DE BINGHI | 3-10 |
| Boolean Operation Instructions | | |
| Shift and Rotate Instructions | | |
| Shift Instructions | | 3-11 |
| Rotate Instructions | | |
| Type Conversion and No-Operation Instructions | | |
| Test and Compare Instructions | nitialization | 3-17 |

Table of Contents (cont.)

| REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-1 5-2 5-3 5-4 5-4 5-5 5-5 5-5 5-5 5-5 5-5 5-7 5-8 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9 5-9 | [대장] [[[[[[[[[]]]]]]] [[[[[]]]] [[[]]] [[]] [[]] [[]] [[] [[]] [[]] [[]] [[]] [[]] [[]] [[]] [[]] [[]] [[]] [[] | Page |
|--|---|------|
| Unconditional Transfer Instructions | Control Transfer Instructions | 3-17 |
| Jump Instruction 3-16 | Unconditional Transfer Instructions | 3-18 |
| Call instruction 3-22 | | |
| Return and Return From Interrupt Instruction 3-22 | | |
| Conditional Transfer Instructions 3-21 | | |
| Conditional Jump Instructions 3-21 | | |
| Loop Instructions 3-21 | | |
| Executing a Loop or Repeat Zero Times 3-22 | Loop Instructions | 3-21 |
| Software-Generated Interrupts 3-22 | Executing a Loop or Repeat Zero Times | 3-22 |
| Software Interrupt Instruction 3-22 | | |
| Character Translation and String Instructions Translate Instruction 3-22 String Manipulation Instructions and Repeat Prefixes 3-22 String Movement Instructions 3-22 Other String Operations 3-22 Address Manipulation Instructions 3-25 Flag Control Instructions 3-26 Carry Flag Control Instructions 3-26 Direction Flag Control Instructions 3-27 Flag Transfer Instructions 3-28 Unpacked BCD Adjustment Instructions 3-29 Trusted and Privileged Instructions 3-29 Trusted Instructions 3-20 Machine State Instructions 3-20 Machine State Instructions 3-21 Frocessor Extension Instructions 3-25 Frocessor Extension Instructions 3-26 Processor Extension Instructions 3-31 Arithmetic Instructions 3-31 Comparison Instructions 3-3 | Software Interrupt Instruction | 3-23 |
| String Manipulation Instructions and Repeat Prefixes 3-22 | Character Translation and String Instructions | 3-23 |
| String Manipulation Instructions and Repeat Prefixes 3-25 | Translate Instruction | 3-23 |
| String Movement Instructions 3-24 Other String Operations 3-25 Address Manipulation Instructions 3-25 Flag Control Instructions 3-26 Carry Flag Control Instructions 3-26 Direction Flag Control Instructions 3-26 Direction Flag Control Instructions 3-26 Flag Transfer Instructions 3-27 Binary-Coded Decimal Arithmetic Instructions 3-27 Binary-Coded Decimal Arithmetic Instructions 3-27 Packed BCD Adjustment Instructions 3-28 Unpacked BCD Adjustment Instructions 3-28 Unpacked BCD Adjustment Instructions 3-28 Trusted Instructions 3-28 Trusted and Privileged Instructions on POPF and IRET 3-29 Machine State Instructions 3-29 Input and Output Instructions 3-29 Processor Extension Instructions 3-30 Numeric Data Processor Instructions 3-31 Arithmetic Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Transcendental Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Chapter 4 EXTENDED INSTRUCTION SET Block I/O Instructions 3-31 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation 5-1 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Priorities 5-4 Interrupt Priorities 5-4 Interrupt Priorities 5-4 Interrupt Procedures 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | String Manipulation Instructions and Repeat Profives | 3-23 |
| Other String Operations 3-2£ Address Manipulation Instructions 3-2£ Flag Control Instructions 3-2£ Direction Flag Control Instructions 3-2£ Direction Flag Control Instructions 3-2£ Flag Transfer Instructions 3-2£ Flag Transfer Instructions 3-2£ Binary-Coded Decimal Arithmetic Instructions 3-2£ Packed BCD Adjustment Instructions 3-2£ Unpacked BCD Adjustment Instructions 3-2£ Trusted Instructions 3-2£ Trusted Instructions 3-2£ Machine State Instructions on POPF and IRET 3-2 Machine State Instructions 3-2£ Input and Output Instructions 3-25 Processor Extension Instructions 3-36 Processor Extension Synchronization Instructions 3-36 Processor Extension Instructions 3-31 Arithmetic Instructions 3-31 Comparison Instructions 3-31 Comparison Instructions 3-31 Data Transfer Instructions 3-31 Constant Instructions 3-31 < | String Mayament Instructions | 3-24 |
| Address Manipulation Instructions Flag Control Instructions S-26 Carry Flag Control Instructions Jirection Flag Control Instructions Flag Transfer Instructions Flag Transfer Instructions Flag Transfer Instructions Flag Transfer Instructions Jaze Binary-Coded Decimal Arithmetic Instructions Jaze Flag Transfer Instructions Jaze Flag Transfer Instructions Jaze Unpacked BCD Adjustment Instructions Jaze Trusted Instructions Jaze Trusted Instructions Jaze Machine State Instructions Input and Output Instructions Jaze Input and Output Instructions Jaze Processor Extension Instructions Jaze Processor Extension Synchronization Instructions Numeric Data Processor Instructions Jaze Arithmetic Instructions Jaze Arithmetic Instructions Jaze Transcendental Instructions Jaze Transcendental Instructions Jaze Data Transfer Instructions Jaze Tra | Other String Operations | 3-25 |
| Flag Control Instructions 3-26 | | |
| Carry Flag Control Instructions 3-26 | Fig. Control Instructions | 3 26 |
| Direction Flag Control Instructions 3-26 | - Flag Control Instructions | 3-26 |
| Flag Transfer Instructions Binary-Coded Decimal Arithmetic Instructions Packed BCD Adjustment Instructions Unpacked BCD Adjustment Instructions Unpacked BCD Adjustment Instructions 3-26 Trusted Instructions 3-26 Trusted and Privileged Instructions on POPF and IRET 3-29 Machine State Instructions 3-20 Input and Output Instructions 3-21 Processor Extension Instructions 3-22 Processor Extension Instructions 3-30 Numeric Data Processor Instructions 3-31 Arithmetic Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Transcendental Instructions 3-31 Constant Instructions 3-32 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-32 Constant I | Carry Flag Control Instructions | 3-26 |
| Binary-Coded Decimal Arithmetic Instructions 3-27 | Direction riag Control instructions | 3 27 |
| Packed BCD Adjustment Instructions 3-26 | Pinger Coded Designal Arithmetic Instructions | 2 27 |
| Unpacked BCD Adjustment Instructions Trusted Instructions 3-26 Trusted and Privileged Instructions on POPF and IRET Machine State Instructions 3-25 Input and Output Instructions 3-26 Processor Extension Instructions 3-27 Processor Extension Synchronization Instructions Numeric Data Processor Instructions 3-31 Arithmetic Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Transcendental Instructions 3-31 Constant Instructions 3-31 Interrupt Vector Tale Interrupt Vector Tale Interrupt Procedures Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | - Billiary-Coded Declinial Artifiliation instructions | 3 29 |
| Trusted Instructions Trusted and Privileged Instructions on POPF and IRET Trusted and Privileged Instructions Machine State Instructions Input and Output Instructions Input and Output Instructions Processor Extension Instructions Processor Extension Synchronization Instructions Processor Extension Synchronization Instructions Numeric Data Processor Instructions Arithmetic Instructions Comparison Instructions 3-31 Transcendental Instructions 3-31 Transcendental Instructions 3-31 Constant Instructions 3- | Facked BCD Adjustment Instructions | 2 20 |
| Trusted and Privileged Instructions on POPF and IRET Machine State Instructions Input and Output Instructions Processor Extension Instructions Processor Extension Instructions Processor Extension Synchronization Instructions Numeric Data Processor Instructions Arithmetic Instructions Comparison Instructions Transcendental Instructions Transcendental Instructions Constant Instructions Constant Instructions Block I/O Instructions Block I/O Instructions CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions Block I/O Instructions CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Addressing and Segmentation Interrupt Vector Tale Interrupt Vector Tale Interrupt Priorities Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Machine State Instructions 3-26 | Trusted and Privileged Instructions on POPE and IDET | 3 20 |
| Input and Output Instructions Processor Extension Instructions Processor Extension Synchronization Instructions Processor Extension Synchronization Instructions Numeric Data Processor Instructions Arithmetic Instructions Arithmetic Instructions Comparison Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Constant | | |
| Processor Extension Instructions Processor Extension Synchronization Instructions Numeric Data Processor Instructions Arithmetic Instructions Comparison Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Data Transfer Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 4-3 CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling 5-3 Interrupt Vector Tale Interrupt Procedures Interrupt Procedures Interrupt Procedures Interrupt Procedures Interrupt Procedures F-4 Reserved and Dedicated Interrupt Vectors 5-5 | Input and Output Instructions | 3 20 |
| Processor Extension Synchronization Instructions Numeric Data Processor Instructions Arithmetic Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Data Transfer Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 4-3 EXTENDED INSTRUCTION SET Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Vector Tale Interrupt Procedures Interrupt Procedures Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Numeric Data Processor Instructions Arithmetic Instructions Comparison Instructions 3-31 Transcendental Instructions 3-31 Data Transfer Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 4-3 CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling 5-3 Interrupt Vector Tale Interrupt Procedures Interrupt Procedures Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | Processor Extension Synchronization Instructions | 3-30 |
| Arithmetic Instructions 3-31 Comparison Instructions 3-31 Transcendental Instructions 3-31 Data Transfer Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 Constant Instructions 3-31 CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation 5-1 Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | Numeric Data Processor Instructions | 3-31 |
| Comparison Instructions Transcendental Instructions Data Transfer Instructions Constant Instructions Constant Instructions Constant Instructions CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions CHAPTER 5 REAL ADDRESS MODE Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-4 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Transcendental Instructions Data Transfer Instructions Constant Instructions Constant Instructions CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions 4-1 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-3 Reserved and Dedicated Interrupt Vectors 5-3 Reserved and Dedicated Interrupt Vectors 5-3 Reserved and Dedicated Interrupt Vectors 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Data Transfer Instructions 3-31 Constant Instructions 3-31 Chapter 4 Extended Instructions 4-1 Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation 5-1 Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | Transcandantal Instructions | 3-31 |
| CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 3-31 3 | | |
| CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors Book I/O Instructions 4-1 4-2 4-2 4-3 4-4 4-5 4-6 4-7 4-7 4-7 4-7 4-8 4-8 4-9 4-9 4-1 4-1 4-2 4-1 4-1 | | |
| CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors EXTENDED INSTRUCTION SET 4-1 4-2 4-2 4-3 4-4 4-5 4-7 4-7 4-7 4-7 4-7 4-8 4-9 4-1 4-1 4-1 4-2 4-2 | Construction Date Mayament Instructions | 0-01 |
| CHAPTER 4 EXTENDED INSTRUCTION SET Block I/O Instructions High-Level Instructions CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-5 Reserved and Dedicated Interrupt Vectors 5-7 Fig. 1000 Miles and Segmentation 15-4 Reserved and Dedicated Interrupt Vectors 15-5 EXAMPLE 4-10 Miles and Segmentation 15-1 Fig. 1000 Miles and | Clearly Manipulation Instructions | |
| EXTENDED INSTRUCTION SET Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation 5-1 Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | CHAPTER 4 | |
| Block I/O Instructions 4-1 High-Level Instructions 4-2 CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation 5-1 Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | EXTENDED INSTRUCTION SET | |
| CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 4-2 4-2 4-2 4-2 4-2 4-2 4-2 4- | Block I/O Instructions | 4-1 |
| CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-1 7-2 7-3 7-4 7-5 7-6 7-7 7-7 7-7 7-7 7-7 7-7 | High-Level Instructions | 4-2 |
| CHAPTER 5 REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors Security | | |
| CHAPTER 5 PREAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-1 5-2 6-3 7-4 7-5 7-6 7-7 7-7 7-7 7-7 7-7 7-7 7-7 7-7 7-7 | | |
| REAL ADDRESS MODE Addressing and Segmentation Interrupt Handling Interrupt Vector Tale Interrupt Priorities Interrupt Procedures Reserved and Dedicated Interrupt Vectors 5-1 5-2 5-3 6-4 7-5 7-6 7-7 7-7 7-7 7-7 7-7 7-7 | | |
| Addressing and Segmentation 5-1 Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Interrupt Handling 5-3 Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | 5-1 |
| Interrupt Vector Tale 5-3 Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Interrupt Priorities 5-4 Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Interrupt Procedures 5-4 Reserved and Dedicated Interrupt Vectors 5-5 | | |
| Reserved and Dedicated Interrupt Vectors 5-5 | En & Interrupt Procedures | 5-4 |
| System Initialization | Reserved and Dedicated Interrupt Vectors | |
| | System Initialization | |

Table of Contents (cont.)

| CHAPTER 6 MEMORY MANAGEMENT AND VIRTUAL ADDRESSING Memory Management Overview Virtual Addresses | Page |
|---|--|
| MEMORY MANAGEMENT AND VIRTUAL ADDRESSING | |
| Memory Management Overview | 6-1 |
| Virtual Addresses | FEB. 100 1800 - TO TO THE PARTY OF THE PARTY |
| Descriptor Tables | 6-4 |
| Virtual-to-Physical Address Translation | 6-6 |
| Segments and Segment Descriptors | 6-7 |
| Memory Management Registers | 6-8 |
| Segment Address Translation Registers | 6-9 |
| System Address Registers | |
| System Address Registers | aneu |
| CHAPTER 7 | OMODA |
| PROTECTION (1 tqurnetit) tqurnetit) tqurnetit) | |
| Introduction | |
| Types of Protection | |
| Protection Implementation | |
| Memory Management and Protection | 7-4 |
| Separation of Address Spaces | 7-5 |
| LDT and GDT Access Checks | 7-5 |
| Type Validation | |
| Privilege Levels and Protection | 7-8 |
| Example of Using Four Privilege Levels | 7-8 |
| Privilege Usage | 7-10 |
| Segment Descriptor | 7-10 |
| Data Accesses | |
| Code Segment Access | |
| Data Access Restriction by Privilege Level | 7-14 |
| Pointer Privilege Stamping via ARPL | 7-14 |
| Control Transfers | 7-15 |
| Gates | |
| Call Gates | |
| Intra-Level Transfers via Call Gate | 7-18 |
| Inter-Level Control Transfer via Call Gates | 7-19 |
| Stack Changes Caused by Call Gates | 7-20 |
| Inter-Level Returns | 7-20 |
| | |
| CHAPTER 8 | |
| TASKS AND STATE TRANSITIONS | |
| Introduction | 8-1 |
| Task State Segments and Descriptors | 8-1 |
| Task State Segment Descriptors | 8-3 |
| Task Switching | 8-4 |
| Task Linking | 8-6 |
| Task Gates | 8-8 |
| | |
| CHAPTER 9 | |
| INTERRIPTS AND EXCEPTIONS | |
| Interrupt Descriptor Table | 9-1 |
| Hardware Initiated Interrupts | 9-2 |
| Software Initiated Interrupts | 9-3 |
| Interrupt Gates and Trap Gates | 9-3 |
| Task Gates and Interrupt Tasks | 9-7 |
| | |

Table of Contents (cont.)

| | Page |
|--|--------|
| Scheduling Considerations | 9-8 |
| Deciding Between Task, Trap, and Interrupt Gates | 9-8 |
| Deciding Between Task, Trap, and Interrupt Gates Protection Exceptions and Reserved Vectors | .M 9-9 |
| Invalid OP-Code (Interrupt 6) | 9-10 |
| Double Fault (Interrupt 8) | 9-10 |
| Processor Extension Segment Overrun (Interrupt 9) | 9-10 |
| Invalid Task State Segment (Interrupt 10) | 9-11 |
| Not Present (Interrupt 11) | 9-11 |
| Stack Fault (Interrupt 12) | 9-12 |
| General Protection Fault (Interrupt 13) | |
| Additional Exceptions and Interrupts | |
| Single Step Interrupt (Interrupt 1) | |
| CHAPTER 10 | |
| CYCTEM CONTROL AND INITIALIZATION | |
| System Flags and Registers | 10-1 |
| Descriptor Table Registers | 10-1 |
| System Control Instructions | 10-3 |
| Machine Status Word | |
| Other Instructions | 10-4 |
| Privileged and Trusted Instructions | 10-4 |
| Initialization Slave Jensiwi 100- prizu to elomex Real Address Mode Specification | |
| Protected Mode 10/ghoseg Inems | |
| | |
| CHAPTER 11 28900A triemgeS ebo0 | |
| ADVANCED TOPICS level egeliving vd noitoitae A aseco A stat | |
| Virtual Memory Management 1984 alv prigmate spelling terrior | |
| Special Segment Attributes | .411-1 |
| Conforming Code Segments | 11-1 |
| Expand-Down Data Segments | 11-2 |
| Pointer Validation | 11-2 |
| Descriptor Validation | 11-0 |
| NPX Context Switching | 11-4 |
| Multiprocessor Considerations | 11-5 |
| | |
| (S AND STATE TRANSITIONS A XIDNAPPA | CAL |
| IAPX 286 SYSTEM INITIALIZATION | |
| APENDIX B State Segments and Descriptors ask State Segment Descriptors | |
| THE IAPX 286 INSTRUCTION SET | |
| THE IAPX 286 INSTRUCTION SET | |
| APPENDIX C | |
| iAPX 286/10 | |
| ER 9 | |
| RRUPT'S AND EXCEPTIONS DICHERTISMS | |
| IAPX 86/88 SOFTWARE COMPATIBILITY CONSIDERATIONS SIGNAT TOTAL TOTA | |
| a distribute of the contract o | |
| NUMERIC SUPPLEMENT stgurretní bejsitiní enswi | |
| Table of Contents | vii |

iAPX 286

CHAPTER 1 CHAPTER 1

The iAPX 286 is the most powerful processor in the iAPX 86 series of microprocessors, which includes the iAPX 86 (8086), the iAPX 88 (8088), the iAPX 186 (80186), and now the iAPX 286 (80286). It is designed for applications that require very high performance. It is also an excellent choice for sophisticated "high end" applications that will benefit from its advanced architectural features: memory management, protection mechanisms, task management, and virtual memory support. The iAPX 286 provides, on a single VLSI chip, computational and architectural characteristics normally associated with much larger minicomputers.

in Protected Mode, the iAPX 286 remains

Sections 1.1, 1.2, and 1.3 provide an overview of the iAPX 286 architecture. Because the iAPX 286 represents a revolutionary extension of the iAPX 86 architecture, some of this overview material may be new and unfamiliar to previous users of the iAPX 86 and similar microprocessors. But the iAPX 286 is also an evolutionary development, with the new architecture superimposed upon the industry standard iAPX 86 in such a way as to affect only the design and programming of operating systems and other such system software. Section 1.4 provides a guide to the organization of this manual, suggesting which chapters are relevant to the needs of tasking system (see secti srabbar ralucitraq

1.1 GENERAL ATTRIBUTES

The iAPX 286 base architecture has many features in common with the architecture of other members of the iAPX 86 family, such as byte addressable memory, I/O interfacing hardware, interrupt vectoring, and support for both multiprocessing and processor extensions. The entire family has a common set of addressing modes and basic instructions. The

iAPX 286 base architecture also includes a number of extensions which add to the versatility of the computer.

within the same segment). Segmentation also

The iAPX 286 processor can function in two modes of operation (see section 1.2, Modes of Operation). In one of these modes only the base architecture is available to programmers, whereas in the other mode a number of very powerful advanced features have been added, including support for virtual memory, multitasking, and a sophisticated protection mechanism. These advanced features are described in section 1.3.

The iAPX 286 base architecture was designed to support programming in high-level languages, such as Pascal or PL/M. The register set and instructions are well suited to compiler-generated code. The addressing modes (see section 2.6.3) allow efficient addressing of complex data structures, such as static and dynamic arrays, records, and arrays within records, which are commonly supported by high-level languages. The data types supported by the architecture include, along with bytes and words, high level language constructs such as strings, BCD, and floating point.

The memory architecture of the iAPX 286 was designed to support modular programming techniques. Memory is divided into segments, which may be of arbitrary size, that can be used to contain procedures and data structures. Segmentation has several advantages over more conventional linear memory architectures. It supports structured software, since segments can contain meaningful program units and data, and more compact code, since references within a segment can be shorter (and locality of reference usually

insures that the next few references will be within the same segment). Segmentation also lends itself to efficient implementation of sophisticated memory management, virtual memory, and memory protection.

In addition, new instructions have been added to the base architecture to give hardware support for procedure invocations, parameter passing, and array bounds checking.

1.2 MODES OF OPERATION

The iAPX 286 can be operated in either of two different modes: Real Address Mode or Protected Virtual Address Mode (also referred to as Protected Mode). In either mode of operation, the iAPX 286 represents an upwardly compatible addition to the iAPX 86 family of processors.

In Real Address Mode, the iAPX 286 operates essentially as a very high-performance iAPX 86 (8086). Programs written for the iAPX 86 or the iAPX 186 can be executed in this mode without any modification (the few exceptions are described in Appendix D. "Compatibility Considerations"). Such upward compatibility extends even to the object code level; for example, an 8086 program stored in read-only memory will execute successfully in iAPX 286 Real Address Mode. An iAPX 286 operating in Real Address Mode provides a number of instructions not found on the iAPX 86. These additional instructions, also present with the iAPX 186, allow for efficient subroutine linkage, parameter validation, index calculations, and block I/O transfers.

The advanced architectural features and full capabilities of the iAPX 286 are realized in its native Protected Mode. Among these features are sophisticated mechanisms to support data protection, system integrity, task concurrency, and memory management,

including virtual storage. Nevertheless, even in Protected Mode, the iAPX 286 remains upwardly compatible with most iAPX 86 and iAPX 186 application programs. Most iAPX 86 applications programs can be re-compiled or re-assembled and executed on the iAPX 286 in Protected Mode.

1.3 ADVANCED FEATURES and another logs

The architectural features described in section 1.1 are common to both operating modes of the processor. In addition to these common features, Protected Mode provides a number of advanced features, including a greatly extended physical and logical address space, new instructions, and support for additional hardware-recognized data structures. The Protected Mode iAPX 286 includes a sophisticated memory management and multilevel protection mechanism. Full hardware support is included for multitasking and task switching operations.

1.3.1 Memory Management Weight Weight

The memory architecture of the Protected Mode iAPX 286 represents a significant advance over that of the iAPX 86. The physical address space has been increased from 1 megabyte to 16 megabytes (2²⁴ bytes), while the virtual address space (i.e., the address space visible to a program) has been increased from 1 megabyte to 1 gigabyte (2³⁰ bytes). Moreover, separate virtual address spaces are provided for each task in a multitasking system (see section 1.3.2, "Task Management").

The iAPX 286 supports on-chip memory management instead of relying on an external memory management unit. The one-chip solution is preferable because no software is required to manage an external memory management unit, performance is much better, and hardware designs are significantly simpler.

Mechanisms have been included in the iAPX 286 architecture to allow the efficient implementation of virtual memory systems. (In virtual memory systems, the user regards the combination of main and external storage as a single large memory. The user can write large programs without worrying about the physical memory limitations of the system. To accomplish this, the operating system places some of the user programs and data in external storage and brings them into main memory only as they are needed.) All instructions that can cause a segment-notpresent fault are fully restartable. Thus, a notpresent segment can be loaded from external storage, and the task can be restarted at the point where the fault occurred.

The iAPX 286, like all members of the iAPX 86 series, supports a segmented memory architecture. The iAPX 286 also fully integrates memory segmentation into a comprehensive protection scheme. This protection scheme includes hardware-enforced length and type checking to protect segments from inadvertent misuse.

1.3.2 Task Management

The iAPX 286 is designed to support multitasking systems. The architecture provides direct support for the concept of a task. For example, task state segments (see section 8.2) are hardware-recognized and hardwaremanipulated structures that contain information on the current state of all tasks in the system.

Very efficient context-switching (task-switching) can be invoked with a single instruction. Separate logical address spaces are provided for each task in the system. Finally, mechanisms exist to support intertask communication, synchronization, memory sharing, and task scheduling. Task Management is described in Chapter 8.

1.3.3 Protection Mechanisms


The iAPX 286 allows the system designer to define a comprehensive protection policy to be applied, uniformly and continuously, to all ongoing operations of the system. Such a policy may be desirable to ensure system reliability, privacy of data, rapid error recovery, and separation of multiple users.

The iAPX 286 protection mechanisms are based on the notion of a "hierarchy of trust." Four privilege levels are distinguished, ranging from Level 0 (most trusted) to Level 3 (least trusted). Level 0 is usually reserved for the operating system kernel. The four levels may be visualized as concentric rings, with the most privileged level in the center (see figure 1-1).

This four-level scheme offers system reliability, flexibility, and design options not possible with the typical two-level (supervisor/user) separation provided by other processors. A four-level division is capable of separating kernel, executive, system services, and application software, each with different privileges.

At any one time, a task executes at one of the four levels. Moreover, all data segments and code segments are also assigned to privilege levels. A task executing at one level cannot access data at a more privileged level, nor can it call a procedure at a less privileged level (i.e., trust a less privileged procedure to do work for it). Thus, both access to data and transfer of control are restricted in appropriate ways.

A complete separation can exist between the logical address spaces local to different tasks, providing users with automatic protection against accidental or malicious interference by other users. The hardware also provides immediate detection of a number of fault and



error conditions, a feature that can be useful in the development and maintenance of software.

Finally, these protection mechanisms require relatively little system overhead because they are integrated into the memory management and protection hardware of the processor it call a procedure at a less privileged. flasti

1.3.4 Support for Operating Systems

Most operating systems involve some degree of concurrency, with multiple tasks vying for system resources. The task management mechanisms described above provide the iAPX 286 with inherent support for such multi-tasking systems. Moreover, the advanced memory management features of the iAPX 286 allow the implementation of sophisticated virtual memory systems.

Operating system implementors have found that a multi-level approach to system services provides better security and more reliable systems. For example, a very secure kernel might implement critical functions such as task scheduling and resource allocation, while less fundamental functions (such as I/O) are built around the kernel. This layered approach also makes program development and enhancement simpler and facilitates error detection and debugging. The iAPX 286 supports the layered approach through its four-level privilege scheme.

1.4 ORGANIZATION OF THIS MANUAL

To facilitate the use of this manual both as an introduction to the iAPX 286 architecture and as a reference guide, the remaining chapters are divided into three major parts.

Part I, comprising chapters 2 through 4, should be read by all those who wish to acquire a basic familiarity with the iAPX 286 architecture. These chapters provide detailed information on memory segmentation, registers, addressing modes and the general (application level) iAPX 286 instruction set. In conjunction with the iAPX 286 Assembly Language Reference Manual, these chapters provide sufficient information for an assembly language programmer to design and write application programs.

The chapters in Part I are:

Chapter 2, "Architectural Features." This chapter discusses those features of the iAPX 286 architecture that are significant for application programmers. The information presented can also function as an introduction to the machine for system programmers. Memory organization and segmentation, processor registers, addressing modes, and instruction formats are all discussed.

Chapter 3, "Basic Instruction Set." This chapter presents the core instructions of the iAPX 86 family.

Chapter 4, "Extended Instruction Set." This chapter presents the extended instructions shared by the iAPX 186 and iAPX 286 processors.

Part II of the manual consists of a single chapter:

Chapter 5, "Real Address Mode." This chapter presents the system programmer's view of the iAPX 286 when the processor is operated in Real Address Mode.

Part III of the manual comprises chapters 6 through 11. Aimed primarily at system programmers, these chapters discuss the more advanced architectural features of the iAPX

286, which are available when the processor is in Protected Mode. Details on memory management, protection mechanisms, and task switching are provided.

The chapters in Part III are:

Chapter 6, "Virtual Memory." This chapter describes the iAPX 286 address translation mechanisms that support virtual memory. Segment descriptors, global and local descriptor tables, and descriptor caches are discussed.

Chapter 7, "Protection." This chapter describes the protection features of the iAPX 286. Privilege levels, segment attributes, access restrictions, and call gates are discussed.

Chapter 8, "Tasks and State Transitions." This chapter describes the iAPX 286 mechanisms that support concurrent tasks. Context-switching, task state segments, task gates, and interrupt tasks are discussed.

Chapter 9, "Interrupts, Traps and Faults." This chapter describes interrupt and trap handling. Special attention is paid to the exception traps, or faults, which may occur in Protected Mode. Interrupt gates, trap gates, and the interrupt descriptor table are discussed.

Chapter 10, "System Control and Initialization." This chapter describes the actual instructions used to implement the memory management, protection, and task support features of the iAPX 286. System registers, privileged instructions, and the initial machine state are discussed.

Chapter 11, "Advanced Topics." This chapter completes Part III with a description of several advanced topics, including special segment attributes and pointer validation.

INTEGRILLATION TO JAPX 286

acquire a basic familiarity with the iAPX 286 architecture. These chapters provide detailed information on memory segmentation, registers, addressing modes and the general (application level) iAPX 286 instruction set. In conjunction with the iAPX 286 Assembly Language Reference Manual, these chapters provide sufficient information for an assembly language programmer to design and write application programs.

The chapters in Part I are:

Chapter 2, "Architectural Features." This chapter discusses those features of the iAPX 286 architecture that are significant for application programmers. The information presented can also function as an introduction to the machine for system programmers. Memory organization and segmentation, processor registers, addressing modes, and instruction formats are all discussed.

Chapter 3, "Basic Instruction Set." This shapter presents the core instructions of the APX 86 family.

Chapter 4, "Extended Instruction Set." This chapter presents the extended instructions shared by the iAPX 186 and iAPX 286 processors.

Part II of the manual consists of a single

Chapter 5, "Real Address Mode." This chapter presents the system programmer's view of the iAPX 286 when the processor is operated in Real Address Mode.

Part III of the manual comprises chapters 6 through 11. Aimed primarily at system programmers, these chapters discuss the more advanced architectural features of the iAPX

DIAPK 285
management, projection mechanisms, as u
task switching are provided.

The chapters in Part III are

Chapter 6, "Virtual Memory." This chapter describes the iAFK 286 address translation mechanisms that support virtual memory. Segment descriptors, global and local descriptor tables, and descriptor caches are discussed.

Chapter 7, "Protection." This chapter describes the protection features of the iAl X 286. Privilege levels, segment attributes, access restrictions, and call gates are discussed.

Chapter 8, "Tasks and State Transitions." This chapter describes the iAPX 286 mechanisms that support concurrent tasks. Contextswitching, task state segments, task gates, and interrupt tasks are discussed.

Chapter 9, "Interrupts, Traps and Faults." This chapter describes interrupt and trap handling. Special attention is paid to the exception traps, or faults, which may occur in Protected Mode, interrupt gates, trap gates, and the interrupt descriptor table are discussed.

Chapter 10, "System Control and Initialization." This chapter describes the actual instructions used to implement the memory management, protection, and task support features of the iAPX 286. System registers, privileged instructions, and the initial machine state are discussed.

Chapter II, "Ad anced Topics." This chapter completes Part III with a description of several advanced topics, including special segment attributes and pointer validation

CHAPTER 2 iAPX 286 BASE ARCHITECTURE

This chapter describes the iAPX 286 application programming environment as seen by assembly language programmers. It is intended to introduce the programmer to those features of the iAPX 286 architecture that directly affect the design and implementation of iAPX 286 application programs.

2.1 MEMORY ORGANIZATION AND SEGMENTATION

The main memory of an iAPX 286 system makes up its physical address space. This address space is organized as a sequence of 8-bit quantities, called bytes. Each byte is assigned a unique address ranging from 0 up to a maximum of 2²⁰ (1 megabyte) in Real Address Mode, and up to 2²⁴ (16 megabytes) in Protected Mode.

A virtual address space is the organization of memory as viewed by a program. Virtual address space is also organized in units of bytes. (Other addressable units such as words, strings, and BCD digits are described below in section 2.2, "Data Types.") In Real Address Mode, as with the 8086 itself, programs view physical memory directly, inasmuch as they manipulate pure physical addresses. Thus, the virtual address space is identical to the physical address space (1 megabyte).

In Protected Mode, however, programs have no direct access to physical addresses. Instead, memory is viewed as a much larger virtual address space of 2³⁰ bytes (1 gigabyte). This 1 gigabyte virtual address is mapped onto the Protected Mode's 16-megabyte physical address space by the address translation mechanisms described in Chapter 6.

The programmer views the virtual address space on the iAPX 286 as a collection of up to sixteen thousand linear subspaces, each with a specified size or length. Each of these linear address spaces is called a segment. A segment is a logical unit of contiguous memory. Segment sizes may range from one byte up to 64K (65,536) bytes.

iAPX 286 memory segmentation supports the logical structure of programs and data in memory. Programs are not written as single linear sequences of instructions and data, but rather as modules of code and data. For example, program code may include a main routine and several separate procedures. Data may also be organized into various data structures, some private and some shared with other programs in the system. Run-time stacks constitute yet another data requirement. Each of these several modules of code and data, moreover, may be very different in size or vary dynamically with program execution.

Segmentation supports this logical structure (see figure 2-1). Each meaningful module of a program may be separately contained in individual segments. The degree of modularization, of course, depends on the requirements of a particular application. Use of segmentation benefits almost all applications. Programs execute faster and require less space. Segmentation also simplifies the design of structured software.

2.2 DATA TYPES

Bytes and words are the fundamental units in which the iAPX 286 manipulates data, i.e., the fundamental data types.






Figure 2-1. Segmented Virtual Memory

A byte is 8 contiguous bits starting on an addressable byte boundary. The bits are numbered 0 through 7, starting from the right. Bit 7 is the most significant bit:



A word is defined as two contiguous bytes starting on an arbitrary byte boundary; a word thus contains 16 bits. The bits are numbered 0 through 15, starting from the right. Bit 15 is the most significant bit. The byte containing bit 0 of the word is called the low byte; the byte containing bit 15 is called the high byte.



Each byte within a word has its own particular address, and the smaller of the two addresses is used as the address of the word. The byte at this lower address contains the eight least significant bits of the word, while the byte at the higher address contains the eight most significant bits. The arrangement of bytes within words is illustrated in figure 2-2.

Note that a word need not be aligned at an even-numbered byte address. This allows maximum flexibility in data structures (e.g., records containing mixed byte and word entries) and efficiency in memory utilization. Although actual transfers of data between the processor and memory take place at physically aligned word boundaries, the iAPX 286 converts requests for unaligned words into the appropriate sequences of requests acceptable to the memory interface. Such odd aligned word transfers, however, may impact performance by requiring two memory cycles




Figure 2-2. Bytes and Words in Memory

to transfer the word rather than one. Data structures (e.g., stacks) should therefore be designed in such a way that word operands are aligned on word boundaries whenever possible for maximum system performance. Due to instruction prefetching and queueing within the CPU, there is no requirement for instructions to be aligned on word boundaries and no performance loss if they are not.

Although bytes and words are the fundamental data types of operands, the processor also supports additional interpretations on these bytes or words. Depending on the instruction referencing the operand, the following additional data types can be recognized:

Integer:

A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. (Signed 32- and 64-bit integers are supported using the iAPX 286/20 Numeric Data Processor.)

Ordinal:

An unsigned binary numeric value contained in an 8-bit byte or 16-bit word.

Pointer:

A 32-bit address quantity composed of a segment selector component and an offset component. Each component is a 16-bit word.

String:

A contiguous sequence of bytes or words. A string may contain from 1 byte to 64K bytes.

ASCII:

A byte representation of alphanumeric and control characters using the ASCII standard of character representation.

BCD:

A byte (unpacked) representation of the decimal digits (0-9).


Packed BCD:

A byte (packed) representation of two decimal digits (0-9). One digit is stored in each nibble of the byte.

Floating Point:

A signed 32-, 64-, or 80-bit real number representation. (Floating operands are supported using the iAPX 286/20 Numeric Processor Configuration.)

Figure 2-3 graphically represents the data types supported by the iAPX 286. iAPX 286 arithmetic operations may be performed on five types of numbers: unsigned binary, signed binary (integers), unsigned packed decimal, unsigned unpacked decimal, and floating point. Binary numbers may be 8 or 16 bits



286/20 Numeric Data Types of Samuration Figure 2-3. iAPX 286 Supported Data Types of Samuration Data Types

long. Decimal numbers are stored in bytes; two digits per byte for packed decimal, one digit per byte for unpacked decimal. The processor always assumes that the operands specified in arithmetic instructions contain data that represent valid numbers for the type of instruction being performed. Invalid data may produce unpredictable results.

Unsigned binary numbers may be either 8 or 16 bits long; all bits are considered in determining a number's magnitude. The value range of an 8-bit unsigned binary number is 0-255; 16 bits can represent values from 0 through 65,535. Addition, subtraction, multiplication and division operations are available for unsigned binary numbers.

Signed binary numbers (integers) may be either 8 or 16 bits long. The high-order (leftmost) bit is interpreted as the number's sign: 0=positive and 1=negative. Negative numbers are represented in standard two's complement notation. Since the high-order bit is used for a sign, the range of an 8-bit integer is -128 through +127; 16-bit integers may range from -32,768 through +32,767. The value zero has a positive sign.

Separate multiplication and division operations are provided for both signed and unsigned binary numbers. The same addition and subtraction instructions are used with signed or unsigned binary values. Conditional jump instructions, as well as an "interrupt on overflow" instruction, can be used following an unsigned operation on an integer to detect overflow into the sign bit.

Unpacked decimal numbers are stored as unsigned byte quantities. One digit is stored in each byte. The magnitude of the number is determined from the low-order half-byte; hexadecimal values 0-9 are valid and are interpreted as decimal numbers. The high-

order half-byte must be zero for multiplication and division; it may contain any value for addition and subtraction.

Arithmetic on unpacked decimal numbers is performed in two steps. The unsigned binary addition, subtraction and multiplication operations are used to produce an intermediate result. An adjustment instruction then changes the value to a final correct unpacked decimal number. Division is performed similarly, except that the adjustment is carried out on the two digit numerator operand in register AX first, followed by an unsigned binary division instruction that produces a correct result.

Unpacked decimal numbers are similar to the ASCII character representations of the digits 0-9. Note, however, that the high-order half-byte of an ASCII numeral is always 3. Unpacked decimal arithmetic may be performed on ASCII numeric characters under the following conditions:

time, which segments of memory are

- the high-order half-byte of an ASCII numeral must be set to 0H prior to multiplication or division.
- unpacked decimal arithmetic leaves the high-order half-byte set to 0H; it must be
 set to 3 to produce a valid ASCII
 numeral.

Packed decimal numbers are stored as unsigned byte quantities. The byte is treated as having one decimal digit in each half-byte (nibble); the digit in the high-order half-byte is the most significant. Values 0-9 are valid in each half-byte, and the range of a packed decimal number is 0-99. Additions and subtractions are performed in two steps. First, an addition or subtraction instruction is used to produce an intermediate result. Then, an adjustment operation is performed which changes the intermediate value to a final

2.3 REGISTERS est aum styd-lied rebro

The iAPX 286 contains a total of fourteen registers that are of interest to the application programmer. (Five additional registers used by system programmers are covered in section 10.1.) As shown in figure 2-4, these registers may be grouped into four basic categories:

- General registers. These eight 16-bit general-purpose registers are used primarily to contain operands for arithmetic and logical operations.
- Segment registers. These four specialpurpose registers determine, at any given time, which segments of memory are currently addressable.
- Status and Control registers. These three special-purpose registers are used to record and alter certain aspects of the iAPX 286 processor state.

2.3.1 General Registers miwollol and rabnu

The general registers of the iAPX 286 are the 16-bit registers AX, BX, CX, DX, SP, BP, SI, and DI. These registers are used interchangeably to contain the operands of logical and arithmetic operations.

Some instructions and addressing modes (see section 2.4), however, dedicate certain general registers to specific uses. BX and BP are often used to contain the base address of data structures in memory (for example, the starting address of an array); for this reason, they are often referred to as the base registers. Similarly, SI and DI are often used to contain an index value that will be incremented to step through a data structure; these two registers are called the index registers. Finally, SP and BP are used for stack manipulation. Both SP and BP normally contain offsets into the current stack. SP generally contains the offset of the top of the stack and BP contains the

correct packed decimal result. Multiplication and division adjustments are only available for unpacked decimal numbers.

Pointers and addresses are described below in section 2.3.3, "Index, Pointer, and Base Registers," and in section 3.8, "Address Manipulation Instructions."

Strings are contiguous bytes or words from 1 to 64K bytes in length. They generally contain ASCII or other character data representations. The iAPX 286 provides string manipulation instructions to move, examine, or modify a string (see section 3.7, "Character Translation and String Instructions").

If the 80287 numerics processor extension (NPX) is present in the system (the iAPX 286/20 configuration), the iAPX 286 architecture also supports floating point numbers, 32- and 64-bit integers, and 18-digit BCD data types.

The iAPX 286/20 Numeric Data Processor supports and stores real numbers in a threefield binary format as required by IEEE standard 754 for floating point numerics (see figure 2-3). The number's significant digits are held in the significand field, the exponent field locates the binary point within the significant digits (and therefore determines the number's magnitude), and the sign field indicates whether the number is positive or negative. (The exponent and significand are analogous to the terms "characteristic" and "mantissa," typically used to describe floating point numbers on some computers.) This format is used by the iAPX 286/20 with various length significands and exponents to support single precision, double precision and extended (80-bit) precision floating point data types. Negative numbers differ from positive numbers only in their sign bits.

offset or base address of the current stack frame. The use of these general-purpose registers for operand addressing is discussed in section 2.3.3, "Index, Pointer, and Base Registers." Register usage for individual instructions is discussed in chapters 3 and 4.

As shown in figure 2-4, eight byte registers overlap four of the 16-bit general registers. These registers are named AH, BH, CH, and DH (high bytes); and AL, BL, CL, and DL (low bytes); they overlap AX, BX, CX, and DX. These registers can be used either in their entirety or as individual 8-bit registers. This dual interpretation simplifies the handling of both 8- and 16-bit data elements.

2.3.2 Memory Segmentation and Segment

Complete programs generally consist of many different code modules (or segments), and different types of data segments. However, at any given time during program execution, only a small subset of a program's segments are actually in use. Generally, this subset will include code, data, and possibly a stack. The iAPX 286 architecture takes advantage of this by providing mechanisms to support direct access to the working set of a program's execution environment and access to additional segments on demand.

At any given instant, four segments of memory are immediately accessible to an executing iAPX 286 program. The segment registers DS, ES, SS, and CS are used to identify these four current segments. Each of these registers specifies a particular kind of segment, as characterized by the associated mnemonics ("code," "stack," "data," or "extra") shown in figure 2-4.

An executing program is provided with concurrent access to the four individual segments of memory—a code segment, a stack segment, and two data segments—by means of the four segment registers. Each may be said to select a segment, since it uniquely




Figure 2-4. iAPX 286 Base Architecture Register Set 11 to ansom vd barlipage

among the numerous segments in memory, which is to be immediately accessible at highest speed. Thus, the 16-bit contents of a segment register is called a segment selector.

Once a segment is selected, a base address is associated with it. To address an element within a segment, a 16-bit offset from the segment's base address must be supplied. The 16-bit segment selector and the 16-bit offset taken together form the high and low order halves, respectively, of a 32-bit virtual address pointer. Once a segment is selected, only the lower 16-bits of the pointer, called the offset, generally need to be specified by an instruction. Simple rules define which segment register is used to form an address when only a 16-bit offset is specified.

An executing program requires, first of all, that its instructions reside somewhere in memory. The segment of memory containing the currently executing sequence of instructions is known as the current code segment; it is specified by means of the CS register. All instructions are fetched from this code segment, using as an offset the contents of the instruction pointer (IP). The CS:IP register combination therefore forms the full 32-bit pointer for the next sequential program instruction. The CS register is manipulated indirectly. Transitions from one code segment to another (e.g., a procedure call) are effected implicitly as the result of control-transfer instructions, interrupts, and trap operations.

Stacks play a fundamental role in the iAPX 286 architecture; subroutine calls, for example, involve a number of implicit stack operations. Thus, an executing program will generally require a region of memory for its stack. The segment containing this region is known as the current stack segment, and it is specified by means of the SS register. All

segment, usually in terms of address offsets contained in the stack pointer (SP) and stack frame base (BP) registers. Unlike CS, the SS register can be loaded explicitly for dynamic stack definition.

Beyond their code and stack requirements, most programs must also fetch and store data in memory. The DS and ES registers allow the specification of two data segments, each addressable by the currently executing program. Accessibility to two separate data areas supports differentiation and access requirements like local procedure data and global process data. An operand within a data segment is addressed by specifying its offset either directly in an instruction or indirectly via index and/or base registers (described in the next subsection).

Depending on the data structure (e.g., the way data is parceled into one or more segments), a program may require access to multiple data segments. To access additional segments, the DS and ES registers can be loaded under program control during the course of a program's execution. This simply requires loading the appropriate data pointer prior to accessing the data.

The interpretation of segment selector values depends on the operating mode of the processor. In Real Address Mode, a segment selector is a physical address (figure 2-5). In Protected Mode, a segment selector selects a segment of the user's virtual address space (figure 2-6). An intervening level of logical-to-physical address translation converts the logical address to a physical memory address. Chapter 6, "Memory Management," provides a detailed discussion of Protected Mode addressing. In general, considerations of selector formats and the details of memory mapping need not concern the application programmer.




Figure 2-5. Real Address Mode Segment Selector Interpretation




Figure 2-6. Protected Mode Segment Selector Interpretation

2.3.3 Index, Pointer, and Base Registers

Five of the general-purpose registers are available for offset address calculations. These five registers, shown in figure 2-4, are SP, BP, BX, SI, and DI. SP is called a pointer register; BP and BX are called base registers; SI and DI are called index registers.


As described in the previous section, segment registers define the set of four segments currently addressable by a program. A pointer, base, or index register may contain an offset value relative to the start of one of these segments; it thereby points to a particular operand's location within that segment. To allow for efficient computations of effective address offsets, all base and index registers may participate interchangeably as operands in most arithmetical operations.

Stack operations are facilitated by the stack pointer (SP) and stack frame base (BP) registers. By specifying offsets into the current stack segment, each of these registers provides access to data on the stack. The SP register is the customary top-of-stack pointer, addressing the uppermost datum on a push-

down stack. It is referenced implicitly by PUSH and POP operations, subroutine calls, and interrupt operations. The BP register provides yet another offset into the stack segment. The existence of this stack relative base register, in conjunction with certain addressing modes described in section 2.6.3, is particularly useful for accessing data structures, variables and dynamically allocated work space within the stack.

Stacks in the iAPX 286 are implemented in memory and are located by the stack segment register (SS) and the stack pointer register (SP). A system may have an unlimited number of stacks, and a stack may be up to 64K bytes long, the maximum length of a segment.

One stack is directly addressable at a time; this is the current stack, often referred to simply as "the" stack. SP contains the current top of the stack (TOS). In other words, SP contains the offset to the top of the push down stack from the stack segment's base address. Note, however, that the stack's base address (contained in SS) is not the "bottom" of the stack (figure 2-7).



noticierquetal reFigure 2-7. iAPX 286 Stackston9 .8-2 erupi3

Instructions operate on the stack by adding and removing stack items one word at a time. An item is pushed onto the stack (see figure 2-8) by decrementing SP by 2 and writing the item at the new TOS. An item is popped off the stack by copying it from TOS and then incrementing SP by 2. In other words, the stack grows down in memory toward its base address. Stack operations never move items on the stack; nor do they erase them. The top of the stack changes only as a result of updating the stack pointer.

The stack frame base pointer (BP) is often used to access elements on the stack relative to a *fixed* point on the stack rather than relative to the *current* TOS. It typically identifies the base address of the current stack frame established for the current procedure (figure 2-9). If an index register is used relative to BP (e.g., base + index addressing mode using BP as the base), the offset will be calculated automatically in the current stack segment.

Accessing data structures in data segments is facilitated by the BX register, which has the same function in addressing operands within data segments that BP does for stack segments. They are called base registers because they may contain an offset to the base of a data structure. The similar usage of these two registers is especially important when discussing addressing modes (see section 2.4, "Addressing Modes").

Operations on data are also facilitated by the SI and DI registers. By specifying an offset relative to the start of the currently addressable data segment, an index register can be used to address an operand in the segment. If an index register is used in conjunction with the BX base register (i.e., base + index addressing) to form an offset address, the data

segment. As a rule, data referenced through an index register or BX is presumed to reside in the current data segment. That is, if an instruction invokes addressing for one of its operands using either BX, DI, SI, or BX with SI or DI, the contents of the register(s) (BX, DI, or SI) implicitly specify an offset in the current data segment. As previously mentioned, data referenced via SP, BP or BP with SI or DI implicitly specify an operand in the current stack segment (refer to table 2-1).


There are two exceptions to the rules listed above. The first concerns the operation of certain iAPX 286 string instructions. For the most flexibility, these instructions assume that the DI register addresses destination strings not in the data segment, but rather in the extra segment (ES register). This allows movement of strings between different segments. This has led to the descriptive names "source index" and "destination index." In all cases other than string instructions, however, the SI and DI registers may be used interchangeably to reference either source or destination operands.

Table 2-1. Implied Segment Usage by Index,
Pointer and Base Registers

| Register | Implied Segment | |
|-------------|------------------------------|--|
| SP | SS | |
| BP | SS | |
| BX | DS | |
| SI | DS | |
| DI | DS, ES for String Operations | |
| BP + SI, DI | SS 22 | |
| BX + SI, DI | DS | |

NOTE:

All implied Segment usage, except SP to SS and DI to ES for String Operations, may be explicitly specified with a segment override prefix for any of the four segments. The prefix precedes the instruction for which explicit reference is desired.



beliate at some select Figure 2-8. Stack Operation assumble to all on minor of (gmissenbbe




Figure 2-9. BP Usage as a Stack Frame Base Pointer

A second more general override capability allows the programmer complete control of which segment is used for a specific operation. Segment-override prefixes, discussed in section 2.4.3, allow the index and base registers to address data in any of the four currently addressable segments.

2.3.4 Status and Control Registers

Two status and control registers are of immediate concern to applications programmers: the instruction pointer and the FLAGS registers.

The instruction pointer register (IP) contains the offset address, relative to the start of the current code segment, of the next sequential instruction to be executed. Together, the CS:IP registers thus define a 32-bit program-counter. The instruction pointer is not directly visible to the programmer; it is controlled implicitly, by interrupts, traps, and control-transfer operations.

The FLAGS register encompasses eleven flag fields, mostly one-bit wide, as shown in figure 2-10. Six of the flags are status flags that record processor status information. The status flags are affected by the execution of arithmetic and logical instructions. The carry flag is also modifiable with instructions that will clear, set or complement this flag bit. See Chapters 3 and 4.

The carry flag (CF) generally indicates a carry or borrow out of the most significant bit of an 8- or 16-bit operand after performing an arithmetic operation; this flag is also useful for bit manipulation operations involving the shift and rotate instructions. The effect on the remaining status flags, when defined for a particular instruction, is generally as follows: the zero flag (ZF) indicates a zero result when set; the sign flag (SF) indicates whether the result was negative (SF=1) or positive (SF=0); when set, the overflow flag (OF) indicates whether an operation results




Figure 2-10. Flags Register

in a carry into the high order bit of the result but not a carry out of the high-order bit, or vice versa; the parity flag (PF) indicates whether the modulo 2 sum of the low-order eight bits of the operation is even (PF=0) or odd (PF=1) parity. The auxiliary carry flag (AF) represents a carry out of or borrow into the least significant 4-bit digit when performing binary coded decimal (BCD) arithmetic.

The FLAGS register also contains three control flags that are used, under program control, to direct certain processor operations. The interrupt-enable flag (IF), if set, enables external interrupts; otherwise, interrupts are disabled. The trap flag (TF), if set, puts the processor into a single-step mode for debugging purposes where the target program is automatically interrupted to a user supplied debug routine after the execution of each target program instruction. The direction flag (DF) controls the forward or backward direction of string operations: 0 = forward or auto increment the address register(s) (SI, DI or SI and DI), 1 = backward or auto-decrement the address register(s) (SI, DI or SI and of the two participating operands with (ID

In general, the interrupt enable flag may be set or reset with special instructions (STI = set, CLI = clear) or by placing the flags on the stack, modifying the stack, and returning the flag image from the stack to the flag register. If operating in Protected Mode, the ability to alter the IF bit is subject to protection checks to prevent non-privileged programs from effecting the interrupt state of the CPU. This applies to both instruction and stack options for modifying the IF bit.

The TF flag may only be modified by copying the flag register to the stack, setting the TF bit in the stack image, and returning the modified stack image to the flag register. The trap interrupt occurs on completion of the next instruction. Entry to the single step routine saves the flag register on the stack with the TF bit set, and resets the TF bit in the register. After completion of the single step routine, the TF bit is automatically set on return to the program being single stepped to interrupt the program again after completion of the next instruction. Use of TF is not inhibited by the protection mechanism in Protected Mode.

The DF flag, like the IF flag, is controlled by instructions (CLD = clear, STD = set) or flag register modification through the stack. Typically, routines that use string instructions will save the flags on the stack, modify DF as necessary via the instructions provided, and restore DF to its original state by restoring the Flag register from the stack before returning. Access or control of the DF flag is not inhibited by the protection mechanism in Protected Mode.

The Special Fields bits are only relevant in Protected Mode. Real Address Mode programs should treat these bits as don't-care's, making no assumption about their status. Attempts to modify the IOPL and NT fields are subject to protection checking in Protected Mode. In general, the application's programmer will not be able to and should not attempt to modify these bits. (See section 9.4, "Privileged and Trusted Instructions" for more details.)

2.4 ADDRESSING MODES TO THE MODES TO THE TOTAL PROPERTY OF THE PROPERTY OF THE

The information encoded in an iAPX 286 instruction includes a specification of the operation to be performed, the type of the operands to be manipulated, and the location of these operands. If an operand is located in memory, the instruction must also select, explicitly or implicitly, which of the currently addressable segments contains the operand.

mechanisms; iAPX 286 operators are discussed in Chapter 3.

The five elements of a general instruction are briefly described below. The exact format of iAPX 286 instructions is specified in Appendix B.

- The opcode is present in all instructions; in fact, it is the only required element. Its principal function is the specification of the operation performed by the instruction.
- A register specifier.
- The addressing mode specifier, when present, is used to specify the addressing mode of an operand for referencing data or performing indirect calls or jumps.
- The displacement, when present, is used to compute the effective address of an operand in memory.
- The immediate operand, when present, directly specifies one operand of the instruction.

Of the four elements, only one, the opcode, is always present. The other elements may or may not be present, depending on the particular operation involved and on the location and type of the operands.

2.4.1 Operands

Generally speaking, an instruction is an operation performed on zero, one, or two operands, which are the data manipulated by the instruction. An operand can be located either in a register (AX, BX, CX, DX, SI, DI, SP, or BP in the case of 16-bit operands; AH, AL, BH, BL, CH, CL, DH, or DL in the case of 8-bit operands; the FLAG register for flag operations in the instruction itself (as an immediate operand)), or in memory or an

1/O port. Immediate operands and operands in registers can be accessed more rapidly than operands in memory since memory operands must be fetched from memory while immediate and register operands are available in the processor.

An iAPX 286 instruction can reference zero, one, or two operands. The three forms are as follows:

- Zero-operand instructions, such as RET,
 NOP, and HLT. Consult Appendix B.
- One-operand instructions, such as INC or DEC. The location of the single operand can be specified *implicitly*, as in AAM (where the register AX contains the operand), or *explicitly*, as in INC (where the operand can be in any register or memory location). Explicitly specified operands are accessed via one of the addressing modes described in section 2.4.2.
- Two operand instructions such as MOV, ADD, XOR, etc., generally overwrite one of the two participating operands with the result. A distinction can thus be made between the source operand (the one left unaffected by the operation) and the destination operand (the one overwritten by the result). Like one-operand instructions, two-operand instructions can specify the location of operands either explicitly or implicitly. If an instruction contains two explicitly specified operands. only one of them—either the source or the destination—can be in a register or memory location. The other operand must be in a register or be an immediate source operand. Special cases of two-operand instructions are the string instructions and stack manipulation. Both operands of some string instructions are in memory and are explicitly specified. Push and pop

stack operations allow transfer between memory operands and the memory based stack.

Thus, the two-operand instructions of the iAPX 286 permit operations of the following sort:

- Register-to-register
- Register-to-memory
- Memory-to-register
- Immediate-to-register
- Immediate-to-memory
- Memory-to-memory

Instructions can specify the location of their operands by means of eight addressing modes, which are described in sections 2.4.2 and 2.4.3.

2.4.2 Register and Immediate Modes

Two addressing modes are used to reference operands contained in registers and instructions:

 Register Operand Mode. The operand is located in one of the 16-bit registers (AX, BX, CX, DX, SI, DI, SP, or BP) or in one of the 8-bit general registers (AH, BH, CH, DH, AL, BL, CL, or DL).

Special instructions are also included for referencing the CS, DS, ES, SS, and Flag registers as operands also.

• Immediate Operand Mode. The operand is part of the instruction itself (the immediate operand element).

2.4.3 Memory Addressing Modes

Six modes are used to access operands in memory. Memory operands are accessed by means of a pointer consisting of a segment selector (see section 2.3.2) and an offset, which specifies the operand's displacement in bytes from the beginning of the segment in which it resides. Both the segment selector component and the offset component are 16-bit values. (See section 2.1 for a discussion of segmentation.) Only some instructions use a full 32-bit address.

Most memory references do not require the instruction to specify a full 32-bit pointer address. Operands that are located within one of the currently addressable segments, as determined by the four segment registers (see section 2.3.2, "Segment Registers"), can be referenced very efficiently simply by means of the 16-bit offset. This form of address is called by short address. The choice of segment (CS, DS, ES, or SS) is either implicit within the instruction itself or explicitly specified by means of a segment override prefix (see below).

See figure 2-11 for a diagram of the addressing process.

2.4.3.1 SEGMENT SELECTION

All instructions that address operands in memory must specify the segment and the offset. For speed and compact instruction encoding, segment selectors are usually stored in the high speed segment registers. An instruction need specify only the desired segment register and an offset in order to address a memory operand.

Most instructions need not explicitly specify which segment register is used. The correct segment register is automatically chosen according to the rules of table 2-1 and table 2-2. These rules follow the way programs are written (see figure 2-12) as independent modules that require areas for code and data, a stack, and access to external data areas.




Figure 2-11. Two-Component Address

Table 2-2. Segment Register Selection Rules

| Reference Needed | Segment Register Used | wo addressing themped to reference search search contains and search search contains and search search contains and search searc |
|--|-----------------------|--|
| Instructions | Code (CS) | Automatic with instruction prefetch. |
| at address operstand the segment and the | Stack (SS) Pagi III A | All stack pushes and pops. Any memory reference which uses BP as a base register. |
| Local Data | Data (DS) | All data references except when relative to stack or string destination. |
| External (Global) Data | Extra (ES) | Alternate data segment and destination of string operation. |

There is a close connection between the type of memory reference and the segment in which that operand resides (see the next section for a discussion of how memory addressing mode calculations are performed). As a rule, a memory reference implies the current data segment (i.e., the implicit segment selector is in DS) unless the BP register is involved in the address specifica-

tion, in which case the current stack segment is implied (i.e, SS contains the selector).

The iAPX 286 instruction set defines special instruction prefix elements (see Appendix B). One of these is SEG, the segment-override prefix. Segment-override prefixes allow an explicit segment selection. Only in two special cases—namely, the use of DI to reference




Figure 2-12. Use of Memory Segmentation

destination strings in the ES segment, and the use of SP to reference stack locations in the SS segment—is there an implied segment selection which cannot be overridden. The format of segment override prefixes is shown in Appendix B.

2.4.3.2 OFFSET COMPUTATION VECMEN E.E.A.C.

The offset within the desired segment is calculated in accordance with the desired addressing mode. The offset is calculated by taking the sum of up to three components:

- the displacement element in the instruction
- the base (contents of BX or BP—a base register)
- the index (contents of SI or DI—an index register)

Each of the three components of an offset may be either a positive or negative value. Offsets are calculated modulo 2¹⁶.

The six memory addressing modes are generated using various combinations of these three components. The six modes are used for accessing different types of data stored in memory:

| addressing mode | | offset calculation | | |
|-----------------|--------------------|----------------------|--|--|
| | direct address | displacement alone | | |
| | register indirect | base or index alone | | |
| | based | base + displacement | | |
| | indexed | index + displacement | | |
| | based indexed | base + index | | |
| | based indexed with | base + index + disp | | |
| 2 | displacement | ter), and the di | | |
| | | | | |

In all six modes, the operand is located at the specified offset within the selected segment. All displacements, except direct address mode, are optionally 8- or 16-bit values. 8-bit displacements are automatically sign-extended to 16 bits. The six addressing modes are described and demonstrated in the following section on memory addressing modes.

Two modes are used for simple scalar operands located in memory:

- Direct Address Mode. The offset of the operand is contained in the instruction as the displacement element. The offset is a 16-bit quantity.
- Register Indirect Mode. The offset of the operand is in one of the registers SI, DI, or BX. (BP is excluded; if BP is used as a stack frame base, it requires an index or displacement component to reference either parameters passed on the stack or temporary variables allocated on the stack. The instruction level bit encoding for the BP only address mode is used to specify Direct Address mode. See Chapter 12 for more details.)

The following four modes are used for accessing complex data structures in memory (see figure 2-13):

- Based Mode. The operand is located within the selected segment at an offset computed as the sum of the displacement and the contents of a base register (BX or BP). Based mode is often used to access the same field in different copies of a structure (often called a record). The base register points to the base of the structure (hence the term "base" register), and the displacement selects a particular field. Corresponding fields within a collection of structures can be accessed simply by changing the base register. (See figure 2-13, example 1.)
- Indexed Mode. The operand is located within the selected segment at an offset computed as the sum of the displacement and the contents of an index register (SI or DI). Indexed mode is often used to access elements in a static array (e.g., an

array whose starting location is fixed at translation time). The displacement locates the beginning of the array, and the value of the index register selects one element. Since all array elements are the same length, simple arithmetic on the index register will select any element. (See figure 2-13, example 2.)

- Based Indexed Mode. The operand is located within the selected segment at an offset computed as the sum of the base register's contents and an index register's contents. Based Indexed mode is often used to access elements of a dynamic array (i.e., an array whose base address can change during execution). The base register points to the base of the array, and the value of the index register is used to select one element. (See figure 2-13, example 3.)
- Based Indexed Mode with Displacement. The operand is located with the selected segment at an offset computed as the sum of a base register's contents, an index register's contents, and the displacement. This mode is often used to access elements of an array within a structure. For example, the structure could be an activation record (i.e., a region of the stack containing the register contents, parameters, and variables associated with one instance of a procedure); and one variable could be an array. The base register points to the start of the activation record, the displacement expresses the distance from the start of the record to the beginning of the array variable, and the index register selects a particular element of the array. (See figure 2-13, example 4.)

Table 2-3 gives a summary of all memory operand addressing options.




Figure 2-13. Complex Addressing Modes

Table 2-3. Memory Operand Addressing Modes

| Addressing Mode | Offset Calculation | |
|---|---|--|
| Direct Register Indirect Based Indexed Based Indexed Based Indexed Based Indexed + Displacement | 16-bit Displacement in the instruction BX, SI, DI (BX or BP) + Displacement* (SI or DI) + Displacement* (BX or BP) + (SI or DI) (BX or BP) + (SI or DI) + Displacement* | |

2.5 INPUT/OUTPUT

The iAPX 286 allows input/output to be performed in either of two ways: by means of a separate I/O address space (using specific I/O instructions) or by means of memory-mapped I/O (using general-purpose operand manipulation instructions).

2.5.1 I/O Address Space

The iAPX 286 provides a separate I/O address space, distinct from physical memory, to address the input/output ports that are used for external devices. The I/O address space consists of 2¹⁶ (64K) individually addressable 8-bit ports. Any two consecutive 8-bit ports can be treated as a 16-bit port. Thus, the I/O address space can accommodate up to 64K 8-bit ports or up to 32K 16-bit ports.

The iAPX 286 can transfer either 8 or 16 bits at a time to a device located in the I/O space. Like words in memory, 16-bit ports should be aligned at even-numbered addresses so that the 16 bits will be transferred in a single access. An 8-bit port may be located at either an even or odd address. The internal registers in a given peripheral controller device should be assigned addresses as shown below.

The I/O instructions IN and OUT (described in section 3.11.3) are provided to move data between I/O ports and the AX (16-bit I/O) or AL (8-bit I/O) general registers. The block I/O instructions INS and OUTS (described in section 4.1) move blocks of data between I/O ports and memory space (as shown below). In Protected Mode, an operating system may prevent a program from executing these I/O instructions. Otherwise, the function of the I/O instructions and the structure of the I/O space are identical for both modes of operation.

IN and OUT instructions address I/O with either a direct address to one of up to 256 port addresses, or indirectly via the DX register to one of up to 64K port addresses. Block I/O uses the DX register to specify the I/O address and either SI or DI to designate the source or destination memory address. For each transfer, SI or DI are either incremented or decremented as specified by the direction bit in the flag word while DX is constant to select the I/O device.

| Port Register | Port Addresses | Exa | ample |
|--|---------------------|-----|-------|
| 16-bit | even word addresses | OUT | FE,AX |
| 8-bit; device on lower half of 16-bit data bus | even byte addresses | IN | AL,FE |
| 8-bit; device on upper half of 16-bit data bus | odd byte addresses | OUT | FF,AL |

2.5.2 Memory-Mapped I/O mago bilevni nA

I/O devices also may be placed in the iAPX 286 memory address space. So long as the devices respond like memory components, they are indistinguishable to the processor.

Memory-mapped I/O provides additional programming flexibility. Any instruction that references memory may be used to access an I/O port located in the memory space. For example, the MOV instruction can transfer data between any register and a port; and the AND, OR, and TEST instructions may be used to manipulate bits in the internal registers of a device (see figure 2-14). Memory-mapped I/O performed via the full instruction set maintains the full complement of addressing modes for selecting the desired I/O device.

Memory-mapped I/O, like any other memory reference, is subject to access protection and control when executing in protected mode.

2.6 INTERRUPTS AND EXCEPTIONS

The iAPX 286 architecture supports several mechanisms for interrupting program execu-

tion. Internal interrupts are synchronous events that are the responses of the CPU to certain events detected during the execution of an instruction. External interrupts are asynchronous events typically triggered by external devices needing attention. The iAPX 286 supports both maskable (controlled by the IF flag) and non-maskable interrupts. They cause the processor to temporarily suspend its present program execution in order to service the requesting device. The major distinction between these two kinds of interrupts is their origin: an internal interrupt is always reproducible by re-executing with the program and data that caused the interrupt, whereas an external interrupt is generally independent of the currently executing task.

Application programmers will normally not be concerned with servicing external interrupts. More information on external interrupts for system programmers may be found in Chapter 5, section 5.2, "Interrupt Handling for Real Address Mode," and in Chapter 9, "Interrupts, Traps and Faults for Protected Virtual Address Mode."




Figure 2-14. Memory-Mapped I/O

nai interrupts. (Internal interrupts are the instruction result of executing an instruction which causes the interrupt.) One type of interrupt is called an exception because the interrupt only occurs if a particular fault condition exists. The other type of interrupt generates the interrupt every time the instruction is executed.

The exceptions are: divide error, INTO detected overflow, bounds check, segment overrun, invalid operation code, and processor extension error (see table 2-4). A divide error exception results when the instructions DIV or IDIV are executed with a zero denominator; otherwise, the quotient will be too large for the destination operand (see section 3.3.4 for a discussion of DIV and IDIV). An overflow exception results when the INTO instruction is executed and the OF flag is set (after an arithmetic operation that set the overflow (OF) flag). (See section 3.6.3, "Software Generated Interrupts," for a discussion of INTO.) A bounds check exception results when the BOUND instruction is executed and the array index it checks falls outside the bounds of the array. (See section 4.2 for a discussion of the BOUND instruction.) The segment overrun exception occurs when a word memory reference is attempted which extends beyond the end of a segment.

instruction operation code. A processor extension error is generated when a processor extension detects an illegal operation. Refer to Chapter 5 for a more complete description of these exception conditions.

The instruction INT generates an internal interrupt whenever it is executed. The effects of this interrupt (and the effects of all interrupts) is determined by the interrupt handler routines provided by the application program or as part of the system software (provided by system programmers). See Chapter 5 for more on this topic. The INT instruction itself is discussed in section 3.6.3.

In Protected Mode, many more fault conditions are detected and result in internal interrupts. Protected Mode interrupts and faults are discussed in Chapter 10. hears me women.

2.7 HIERARCHY OF INSTRUCTION SETS

For descriptive purposes, the iAPX 286 instruction set is partitioned into three distinct subsets: the Basic Instruction Set, the Extended Instruction Set, and the System Control Instruction Set. The "hierarchy" of instruction sets defined by this partitioning helps to clarify the relationships between the various processors in the iAPX 86 family (see figure 2-15).

Table 2-4. iAPX 286 Exceptions

| Function | Related Instructions | |
|-------------------------------------|--|--|
| Divide error exception | DIV,IDIV | |
| INTO detected overflow exception | INTO | |
| BOUND range exceeded exception | BOUND | |
| Invalid opcode exception | Any undefined opcode | |
| Segment overrun exception | Word memory reference with offset = FFFF(H) or an attempt to execute past the end of a segment | |
| Processor extension error interrupt | ESC or WAIT | |

The Basic Instruction Set, presented in Chapter 3, comprises the common subset of instructions found on all processors of the iAPX 86 family. Included are instructions for logical and arithmetic operations, data movement, input/output, string manipulation, and transfer of control.

The Extended Instruction Set, presented in Chapter 4, consists of those instructions found

only on the iAPX 186 and iAPX 286 processors. Included are instructions for block structured procedure entry and exit, parameter validation, and block I/O transfers.

The System Control Instruction Set, presented in Chapter 10, consists of those instructions unique to the iAPX 286. These instructions control the memory management and protection mechanisms of the iAPX 286.




Figure 2-15. Hierarhy of Instructions

The Basic Instruction Set, presented in Chapter 3, comprises the common subset of instructions found on all processors of the iAPX 86 family. Included are instructions for logical and arithmetic operations, data movement, input/output, string manipulation, and transfer of control.

The Extended Instruction Set, presented in Chapter 4, consists of those instructions found

only on the iAPX 1.6 and iAPX 286 processors. Included as instructions for block structured procedus entry and exit, parameter validation, and block I/O transfers.

The System C atrol Instruction Set, presented in Cha, er 10, consists of those instructions unique to the iAPX 286. These instructions control the memory management and protection medianisms of the iAPX 286.





Figure 2-15. Hierachy of Instructions



CHAPTER 3 GMSTOGSOW HE BASIC INSTRUCTION SET: 11 (2018 belong a gnill as encloded)

The base architecture of the iAPX 286 is identical to the complete instruction set of the iAPX 86, 88, and 186 processors. The iAPX 286 instruction set includes new forms of some instructions. These new forms reduce program size and improve the performance and ease of implementation of source coce.

This chapter describes the instructions which programmers can use to write application software for the iAPX 286. The following chapters describe the operation of more complicated I/O and system control instructions.

All instructions described in this chapter are available for both Real Address Mode and Protected Virtual Address Mode operation. The instruction descriptions note any differences that exist between the operation of an instruction in these two modes.

This chapter also describes the operation of each application program-relative instruction and includes an example of using the instruction. The Instruction Dictionary in Appendix B contains formal descriptions of all instructions. Any opcode pattern that is not described in the Instruction Dictionary results in an opcode violation trap (interrupt 6).

3.1 DATA MOVEMENT INSTRUCTIONS

These instructions provide convenient methods for moving bytes or words of data between memory and the registers of the base architecture.

3.1.1 General-Purpose Data Movement Instructions

MOV (Move) transfers a byte or a word from the source operand to the destination operand.

The MOV instruction is useful for transferring data to a register from memory, to memory from a register, between registers, immediate-to-register, or immediate-tomemory. Memory-to-memory or segment register-to-segment register moves are not allowed.

Example: MOV DS,AX

Replaces the contents of register DS with the contents of register AX

XCHG (Exchange) swaps the contents of two operands. This instruction takes the place of three MOV instructions. It does not require a temporary memory location to save the contents of one operand while you load the other.

The XCHG instruction can swap two byte operands or two word operands, but not a byte for a word or a word for a byte. The operands for the XCHG instruction may be two register operands, or a register operand with a memory operand.

Example: XCHG BX, WORDOPRND


Swaps the contents of register BX with the contents of the memory word identified by the label WORDOPRND after asserting bus lock.

3.1.2 Stack Manipulation Instructions

PUSH (Push) decrements the stack pointer (SP) by two and then transfers a word from the source operand to the top of stack indicated by SP. See figure 3-1. PUSH is often used to place parameters on the stack

means of storing temporary variables on the stack. The PUSH instruction operates on memory operands, immediate memory operands (new with the iAPX 286), and operands (including register segment registers). immediate-to-register, or immediate-to-registers

Transfers a 16-bit value from the memory word identified by the a label WORDOPRND to the memory location which reprexqAi ar sents the current top of stack (byte transfers are not allowed).



PUSHA (Push All Registers) saves the contents of the eight general registers on the stack. See figure 3-2. This instruction simplifies procedure calls by reducing the number of instructions required to retain the contents of the general registers for use in a procedure. PUSHA is complemented by POPA registers saved on the stack by (wolsd sax) The processor pushes the general registers on the stack in the following order: AX, CX, DX, BX, the initial value of SP before AX was pushed, BP, SI, and DI. and or iniog of own Example: PUSHA

Pushes onto the stack the contents of the eight general registers.




Figure 3-2. PUSHA

two to point to the new top of stack. See figure 3-3. POP moves information from the stack to either a register or memory. The only restriction on POP is that it cannot place a value in register CS. a trianged to

BASIC INSTRUCTION SET Replaces the contents of register memory location at the top of stack. of the general registers for use in a proce-

> POPA (Pop All Registers) restores the registers saved on the stack by PUSHA,




Figure 3-3. POP

except that it ignores the value of SP. See figure 3-4.

Example: POPA

Pops from the stack the saved contents of the general registers, and restores the registers (except SP) to their original state.

3.2 FLAG OPERATION WITH THE BASIC INSTRUCTION SET

3.2.1 Status Flags


The status flags of the FLAGS register reflect conditions that result from a previous

instruction or instructions. The arithmetic instructions use OF, SF, ZF, AF, PF, and CF.

The SCAS (Scan String), CMPS (Compare String), and LOOP instructions use ZF to signal that their operations are complete. The base architecture includes instructions to set, clear, and complement CF before execution of an arithmetic instruction. See figure 3-4a and tables 3-1 and 3-2.

3.2.2 Control Flags

The control flags of the FLAGS register determine processor operations for string instructions, maskable interrupts, and debugging.



interrupt after each instruction, allowinAQQ .4. supply word operands




Figure 3-4a. Flag Word Contents

Setting DF (direction flag) causes string instructions to auto-decrement; that is, to process strings from high addresses to low addresses, or from "right-to-left." Clearing DF causes string instructions to auto-increment, or to process strings from "left-to-right."

Setting IF (interrupt flag) allows the CPU to recognize external (maskable) interrupt requests. Clearing IF disables these interrupts. IF has no effect on either internally generated interrupts, nonmaskable external interrupts, or processor extension segment overrun interrupts.

Setting TF (trap flag) puts the processor into single-step mode for debugging. In this mode, the CPU automatically generates an internal interrupt after each instruction, allowing a

program to be inspected as it executes each instruction, instruction by instruction.

3.3 ARITHMETIC INSTRUCTIONS

The arithmetic instructions of the iAPX 86-family processors simplify the manipulation of numerical data. Multiplication and division instructions ease the handling of signed and unsigned binary integers as well as unpacked decimal integers.

An arithmetic operation may consist of two register operands, a general register source operand with a memory destination operand, a memory source operand with a register destination operand, or an immediate field with either a register or memory destination operand, but not two memory operands. Arithmetic instructions can operate on either byte or word operands.

Table 3-1. Status Flags' Functions

| Bit Position | Name | a byte, the processor multi contents ofnoitanual returns th |
|---|------------------|---|
| O Orocesso A X, and | d, the | Carry Flag—Set on high-order bit carry or borrow; cleared otherwise |
| Dig and cate that or, other | o indi | Parity Flag—Set if low-order eight bits of result contain an even number of 1 bits; cleared otherwise |
| 4 | AF.b | Set on carry from or borrow to the low order four bits of AL; cleared otherwise |
| DØ and | ZFns | Zero Flag—Set if result is zero; cleared otherwise |
| its 7 f the is of AX s to DX | conten rd goe | Sign Flag—Set equal to high- order bit of result (0 if positive, 1 if negative) |
| nd OF a ater than rforms a | t is gre | Overflow Flag—Set if result is too-large a positive number or too-small a negative number (excluding sign-bit) to fit in destination operand; cleared otherwise |

Table 3-2. Control Flags' Functions

| Bit Position | Name | The immediate form of IM |
|--|----------|--|
| ter 8ther (. In this s without coperand cextends | (A bni | Single Step Flag—Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt. |
| inge the | The mail | Interrupt-enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector-specified location. |
| pli 0 tion he same. that the | d ad it | Direction Flag—Causes string instructions to auto decrement the appropriate index registers when set. Clearing DF causes auto increment. |

3.3.1 Addition Instructions

ADD (Add Integers) replaces the destination operand with the sum of the source and destination operands. ADD affects OF, SF, AF, PF, CF, and ZF.

Example: ADD BL, BYTEOPRND

Adds the contents of the memory byte labeled BYTEOPRND to the contents of BL, and replaces BL with the resulting sum.

ADC (Add Integers with Carry) sums the operands, adds one if CF is set, and replaces the destination operand with the result. ADC can be used to add numbers longer than 16 bits. ADC affects OF, SF, AF, PF, CF, and ZF.

Example: ADC BX, CX 32 30 2109118

Replaces the contents of the destination operand BX with the sum of BX, CS, and 1 (if CF is set). If CF is cleared, ADC performs the same operation as the ADD instruction.

INC (Increment) adds one to the destination operand. The processor treats the operand as an unsigned binary number. INC updates AF, OF, PF, SF, and ZF, but it does not affect CF. Use ADD with an immediate value of 1 if an increment that updates carry (CF) is needed.

Example: INC BL

Adds 1 to the contents of BL.

3.3.2 Subtraction Instructions

SUB (Subtract Integers) subtracts the source operand from the destination operand and replaces the destination operand with the result. If a borrow is required, carry flag is

operand with the sure of the source of the borreso

Example: SUB WORDOPRND, AX

Replaces the contents of the destination operand WORDOPRND with the result obtained by subtracting the contents of AX from the contents of the memory word labeled WORDOPRND.

SBB (Subtract Integers with Borrow) subtracts the source operand from the destination operand, subtracts 1 if CF is set, and returns the result to the destination operand. The operands may be signed or unsigned bytes or words. SBB may be used to subtract numbers longer than 16 bits. This instruction affects OF, SF, ZF, AF, PF, and CF. The carry flag is set if a borrow is required.

Example: SBB BL, 32

Subtracts 32 from the contents of BL and then decrements the result of this subtraction by one if CF is set. If CF is cleared, SBB performs the same operation as SUB.

DEC (Decrement) subtracts 1 from the destination operand. DEC updates AF, OF, PF, SF, and ZF, but it does not affect CF. Use SUB with an immediate value of 1 to perform a decrement that affects carry.

Example: DEC BX

Subtracts 1 from the contents of BX and places the result back in BX.

3.3.3 Multiplication Instructions

MUL (Unsigned Integer Multiply) performs an unsigned multiplication of the source

contents of AL and returns the double-length result to AH and AL.

If the source operand is a word, the processor multiplies it by the contents of AX and returns the double-length result to DX and AX. MUL sets CF and OF to indicate that the upper half of the result is nonzero; otherwise, they are cleared. This instruction leaves SF, ZF, AF, and PF undefined.

Example: MUL BX

Replaces the contents of DX and AX with the product of BX and AX. The low-order 16 bits of the result replace the contents of AX; the high-order word goes to DX. The processor sets CF and OF if the unsigned result is greater than 16 bits.

IMUL (Signed Integer Multiply) performs a signed multiplication operation. IMUL uses AX and DX in the same way as the MUL instruction, except when used in the immediate form.

The immediate form of IMUL allows the specification of a destination register other than the combination of DX and AX. In this case, the result cannot exceed 16 bits without causing an overflow. If the immediate operand is a byte, the processor automatically extends it to 16 bits before performing the multiplication.

The immediate form of IMUL may also be used with unsigned operands because the low 16 bits of a signed or unsigned multiplication of two 16-bit values will always be the same.

IMUL clears CF and OF to indicate that the upper half of the result is the sign of the lower

half. This instruction leaves SF, ZF, AF, and PF undefined. The bas about the second s

DE, leaves AF undefide LUMI P: slqmar

Replaces the contents of AX with the product of BL and AL. The processor sets CF and OF if the result is more than 8 bits long.

Example: IMUL BX, SI, 5

Replaces the contents of BX with the product of the contents of SI and an immediate value of 5. The processor sets CF and OF if the signed result is longer than 16 bits.

3.3.4 Division Instructions SOX :slamsx3

DIV (Unsigned Integer Divide) performs an unsigned division of the accumulator by the source operand. If the source operand is a byte, it is divided into the double-length dividend assumed to be in registers AL and AH (AH = most significant byte; AL = least significant byte). The single-length quotient is returned in AL, and the single-length remainder is returned in AH.

If the source operand is a word, it is divided into the double-length dividend in registers AX and DX. The single-length quotient is returned in AX, and the single-length remainder is returned in DX. Non-integral quotients are truncated to integers toward 0. The remainder is always less than the quotient.

For unsigned byte division, the largest quotient is 255. For unsigned word division, the largest quotient is 65,535. DIV leaves OF, SF, ZF, AF, PF, and CF undefined. Interrupt (INT 0) occurs if the divisor is zero or if the quotient is too large for AL or AX.

Example: DIV BX OURTEM JACKSOJ A.E.

Replaces the contents of AX with the unsigned quotient of the doubleword value contained in DX and AX, divided by BX. The unsigned modulo replaces the contents of DX.

Example: DIV BL

Replaces the contents of AL with the unsigned quotient of the word value in AX, divided by BL. The unsigned modulo replaces the contents of AH.

IDIV (Signed Integer Divide) performs a signed division of the accumulator by the source operand. IDIV uses the same registers as the DIV instruction.

NEG instructions are unary operations that

For signed byte division, the maximum positive quotient is +127 and the minimum negative quotient is -128. For signed word division, the maximum positive quotient is +32,767 and the minimum negative quotient is -32,768. Non-integral results are truncated towards 0. The remainder will always have the same sign as the dividend and will be less than the divisor in magnitude. IDIV leaves OF, SF, ZF, AF, PF, and CF undefined. A division by zero causes an interrupt (INT 0) to occur if the divisor is 0 or if the quotient is too large for AL or AX.

Example: IDIV WORDOPRND DESTROY

Replaces the contents of AX with the signed quotient of the double-word value contained in DX and AX, divided by the value contained in the memory word labeled WORDOPRND. The signed modulo replaces the contents of DX.

3.4 LOGICAL INSTRUCTIONS

The group of logical instructions includes the Boolean operation instructions, rotate and shift instructions, type conversion instructions, and bette no-operation (NOP) instruction, and obtain beautient

3.4.1 Boolean Operation Instructions

Except for the NOT and NEG instructions, the Boolean operation instructions can use two register operands, a general purpose register operand with a memory operand, an immediate operand with a general purpose register operand, or a memory operand. The NOT and NEG instructions are unary operations that use a single operand in a register or memory.

AND (And) performs the logical "and" of the operands (byte or word) and returns the result to the destination operand. AND clears OF and DF, leaves AF undefined, and updates SF, ZF, and PF.

division, the maximum positive quotient is

Example: AND WORDOPRND, BX

Replaces the contents of WORDOPRND with the logical "and" of the contents of the memory word labeled WORDOPRND and the contents of BX.

NOT (Not) inverts the bits in the specified operand to form a one's complement of the operand. NOT has no effect on the flags.

Example: NOT BYTEOPRND

Replaces the original contents of brew yrom BYTEOPRND with the one's of complement of the contents of the memory word labeled BYTEOPRND.

OR (Or) performs the logical "inclusive or" of the two operands and returns the result to the destination operand. OR clears OF and DF, leaves AF undefined, and updates SF, ZF, and PF.

Replaces the original contents of AL with the logical "inclusive or" of the contents of AL and the immediate value 5.

XOR (Exclusive OR) performs the logical "exclusive or" of the two operands and returns the result to the destination operand. XOR clears OF and DF, leaves AF undefined, and updates SF, ZF, and PF.

Example: XOR DX, WORDOPRND

Replaces the original contents of DX with the logical "exclusive or" or the contents of DX and the contents of the memory word labeled WORDOPRND.

NEG (Negate) forms a two's complement of a signed byte or word operand. The effect of NEG is to reverse the sign of the operand from positive to negative or from negative to positive. NEG updates OF, SF, ZF, AF, PF, and CF.

Example: NEG AX A ai bentuter

Replaces the original contents of AX with the two's complement of the contents of AX.

3.4.2 Shift and Rotate Instructions

The shift and rotate instructions reposition the bits within the specified operand. The shift instructions provide a convenient way to accomplish division or multiplication by binary power. The rotate instructions are useful for bit testing.

3.4.2.1 SHIFT INSTRUCTIONS

The bits in bytes and words may be shifted arithmetically or logically. Depending on the value of a specified count, up to 31 shifts may be performed.

A shift instruction can specify the count in one of three ways. One form of shift instruction implicitly specifies the count as a single shift. The second form specifies the count as an immediate value. The third form specifies the count as the value contained in CL. This last form allows the shift count to be a variable that the program supplies during execution.

Shift instructions affect the flags as follows. AF is always undefined following a shift operation. PF, SF, and ZF are updated normally as in the logical instructions.

CF always contains the value of the last bit shifted out of the destination operand. In a single-bit shift, OF is set if the value of the high-order (sign) bit was changed by the operation. Otherwise, OF is cleared. Following a multibit shift, however, the content of OF is always undefined.

SAL (Shift Arithmetic Left) shifts the destination byte or word operand left by one or by the number of bits specified in the count operand (an immediate value or the value

contained in CL). The processor shifts zeros in from the right side of the operand as bits exit from the left side. See figure 3-5.

Example: SAL BL,2

Shifts the contents of BL left by 2 bits and replaces the two low-order bits with zeros.

Example: SAL BL,1 ow to styd notanitasb

Shifts the contents of BL left by 1 bit and replaces the low-order bit with a zero. Because the processor does not have to decode the immediate count operand to obtain the shift count, this form of the instruction takes 2 clock cycles rather than the 6 clock cycles (5 cycles + 1 cycle for each bit shifted) required by the previous example.

SHL (Shift Logical Left) is physically the same instruction as SAL (see SAL above).

SHR (Shift Logical Right) shifts the destination byte or word operand right by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL). The processor shifts zeros in from the left side of the operand as bits exit from the right side. See figure 3-6.




Figure 3-5. SAL and SHL

Example: SHR BYTEOPRND, CL


Shifts the contents of the memory byte labeled BYTEOPRND right by the number of bits specified in CL, and pads the left side of BYTEOPRND with an equal number of zeros

SAR (Shift Arithmetic Right) shifts the destination byte or word operand to the right by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL). The processor

preserves the sign of the operand by shifting in zeros on the left side if the value is positive or by shifting by ones if the value is negative. See figure 3-7.

Example: SAR WORDPRND.1

Shifts the contents of the memory byte labeled WORDPRND right by one, and replaces the highorder sign bit with a value equal to the original sign WORDPRND.






Figure 3-7. SAR

words to be rotated. Bits rotated out of an operand are not lost as in a shift, but are "circled" back into the other "end" of the operand.

Rotates affect only the carry and overflow flags. CF may act as an extension of the operand in two of the rotate instructions, allowing a bit to be isolated and then tested by a conditional jump instruction (JC or JNC). CF always contains the value of the last bit rotated out, even if the instruction does not use this bit as an extension of the rotated operand.

In single-bit rotates, OF is set if the operation changes the high-order (sign) bit of the destination operand. If the sign bit retains its

iotates, the value of OI is always undermou.

ROL (Rotate Left) rotates the byte or word destination operand left by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL). For each rotation specified, the high-order bit that exists from the left of the operand returns at the right to become the new low-order bit of the operand. See figure 3-8.

Example: ROL AL, 8

Rotates the contents of AL left by 8 bits. This rotate instruction returns AL to its original state but isolates the low-order bit in CF for testing by a JC or JNC instruction.




Figure 3-8. ROL

ROR (Rotate Right) rotates the byte or word destination operand right by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL). For each rotation specified, the low-order bit that exits from the right of the operand returns at the left to become the new high-order bit of the operand. See figure 3-9.

Example: ROR WORDOPRND, CL
Rotates the contents of the memory word labeled WORDOPRND by the number of bits specified by the value contained in CL. CF reflects the value of the last bit rotated from the right to the left side of the operand.




Figure 3-9. ROR

RCL (Rotate Through Carry Left) rotates bits in the byte or word destination operand left by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL).

This instruction differs form ROL in that it treats CF as a high-order 1-bit extension of the destination operand. Each high-order bit that exits from the left side of the operand moves to CF before it returns to the operand

as the low-order bit on the next rotation cycle. See figure 3-10. Its brown to styd shift it stid

Example: il RCL BX, Interest to una selle il beil

Rotates the contents of BX left by one bit. The high-order bit of the operand moves to CF, the remaining 15 bits move left one position, and the original value of CF becomes the new low-order bit.




Figure 3-10. RCL

right by one or by the number of bits specified in the count operand (an immediate value or the value contained in CL).

This instruction differs from ROR in that it treats CF as a low-order 1-bit extension of the destination operand. Each low-order bit that exits from the right side of the operand moves to CF before it returns to the operand as the

in the byte or word destination op11-6 srugit

Example: RCR BYTEOPRND,3

Rotates the contents of the memory byte labeled BYTEOPRND to the right by 3 bits. Following the execution of this instruction, CF reflects the original value of bit number 5 of BYTEOPRND, and the original value of CF becomes bit 2.




Figure 3-11. RCR

inibilinstructions viscolina and and rossoon

The type conversion instructions prepare operands for division. The NOP instruction is a 1-byte filler instruction with no effect on registers or flags.

CWD (Convert Word to Double-Word) extends the sign of the word in register AX throughout register DX. CWD does not affect any flags. CWD can be used to produce a double-length (double-word) dividend from a word before a word division.

CBW (Convert Byte to Word) extends the sign of the byte in register AL throughout AX. CBW does not affect any flags.

Example: CWD aga in mgss shoo instruo

Sign-extends the 16-bit value in AX to a 32-bit value in DX and AX with the high-order 16-bits occupying DX.

NOP (No Operation) occupies a byte of storage but affects nothing but the instruction pointer, IP. The amount of time that a NOP instruction requires for execution varies in proportion to the CPU clocking rate. This variation makes it inadvisable to use NOP instructions in the construction of timing loops because the operation of such a program will not be independent of the system hardware configuration.

Example: NOP

The processor performs no operation for 2 clock cycles.

3.5 TEST AND COMPARE INSTRUCTIONS

The test and compare instructions are similar in that they do not alter their operands. Instead, these instructions perform operations that only set the appropriate flags to indicate the relationship between the two operands.

the two operands, clears OF and DF, leaves AF undefined, and updates SF, ZF, and PF. The difference between TEST and AND is that TEST does not alter the destination operand.

Example: TEST BL,32 DUST SM SMULL FLE A.S.

Performs a logical "and" and sets SF, ZF, and PF according to the results of this operation. The contents of BL remain unchanged.

CMP (Compare) subtracts the source operand from the destination operand. It updates OF, SF, ZF, AF, PF, and CF but does not alter the source and destination operands. A subsequent signed or unsigned conditional transfer instruction can test the result using the appropriate flag result.

CMP can compare two register operands, a register operand and a memory operand, a register operand and an immediate operand, or an immediate operand and a memory operand. The operands may be words or bytes, but CMP cannot compare a byte with a word.

Example: CMP BX,32

Subtracts the immediate operand, 32, from the contents of BX and sets OF, SF, ZF, AF, PF, and CF to reflect the result. The contents of BX remain unchanged.

3.6 CONTROL TRANSFER INSTRUCTIONS

The iAPX 286 provides both conditional and unconditional program transfer instructions to direct the flow of execution. Conditional program transfers depend on the results of operations that affect the flag register. Unconditional program transfers are always executed.

3.6.1 Unconditional Transfer Instructions

JMP, CALL, RET, INT and IRET instructions transfer control from one code segment location to another. These locations can be within the same code segment or in different code segments.

3.6.1.1 JUMP INSTRUCTION TEST :sigmsx3

JMP (Jump) unconditionally transfers control to the target location. JMP is a one-way transfer of execution; it does not save a return address on the stack.

The JMP instruction always performs the same basic function of transferring control from the current location to a new location. Its implementation varies depending on the following factors:

- Is the address specified directly within the instruction or indirectly through a register or memory.
- Is the target location inside or outside the current code segment selected in CS?

A direct JMP instruction includes the destination address as part of the instruction. An indirect JMP instruction obtains the destination address indirectly through a register or a pointer variable.

Control transfers through a gate or to a task state segment are available only in Protected Mode operation of the iAPX 286. The formats of the instructions that transfer control through a call gate, a task gate, or to a task state segment are the same. The label included in the instruction selects one of these three paths to a new code segment.

Direct JMP within the current code segment. A direct JMP that transfers control to a target location within the current code segment uses a relative displacement value contained in the instruction. This can be either a 16-bit value

or an 8-bit value sign extended to 16 bits. The processor forms an effective address by adding this relative displacement to the address contained in IP. IP refers to the next instruction when the additions are performed.

Example: JMP NEAR_NEWCODE

Transfers control to the target location labeled NEAR_NEWCODE, which is within the code segment currently selected in CS.

Indirect JMP within the current code segment. Indirect JMP instructions that transfer control to a location within the current code segment specify an absolute address in one of several ways. First, the program can JMP to a location specified by a 16-bit register (any of AX, DX, CX, BX, BP, SI, or DI). The processor moves this 16-bit value into IP and resumes execution.

Example: JMP SI

Transfers control to the target address formed by adding the 16-bit value contained in SI to the base address contained in CS.

The processor can also obtain the destination address within a current segment from a memory word operand specified in the instruction.

Example: JMP PTR_X

Transfers control to the target address formed by adding the 16-bit value contained in the memory word labeled PTR X to the base address contained in CS.

A register can modify the address of the memory word pointer to select a destination address.

Example: JMP CASE_TABLE [BX]

CASE_TABLE is the first word in an array of word pointers. The value of BX determines which pointer the program selects from the array. The JMP instruction then transfers control to the location specified by the selected pointer.

Direct JMP outside of the current code segment. Direct JMP instructions that specify a target location outside the current code segment contain a full 32-bit pointer. This pointer consists of a selector for the new code segment and an offset within the new segment.

Example: JMP FAR_NEWCODE_FOO

Places the selector contained in the instruction into CS and the offset into IP. The program resumes execution at this location in the new code segment.

Indirect JMP outside of the current code segment. Indirect JMP instructions that specify a target location outside the current code segment use a double-word variable to specify the pointer.

Example: JMP NEWCODE

NEWCODE the first word of two consecutive words in memory which represent the new pointer.

NEWCODE contains the new offset for IP and the word following NEWCODE contains the selector for CS. The program resumes execution at this location in the new code segment.

(Protected mode programs treat

this differently. See Chapters 6 and 7).

Direct JMP outside of the current code segment to a call gate. If the selector included with the instruction refers to a call gate, then the processor ignores the offset in the instruction and takes the pointer of the routine being entered from the call gate.

JMP outside of current code segment may only go to the same level.

Example: JMP CALL_GATE_FOO

The selector in the instruction refers to the call gate CALL_GATE_FOO, and the call gate actually provides the new contents of CS and IP to specify the address of the next instructions.

Indirect JMP outside the current code segment to a call gate. If the selector specified by the instruction refers to a call gate, the processor ignores the offset in the doubleword and takes the address of the routine being entered from the call gate. The JMP instruction uses the same format to indirectly specify a task gate or a task state segment.

Example: JMP CASE_TABLE [BX] unioni

The instruction refers to the double-word in the array of pointers called CASE_TABLE.

The specific double-word chosen depends on the value in BX when the instruction executes. The selector portion of this double-word selects a call gate, and the processor takes the address of the routine being entered from the call gate.

CALL (Call Proceaure) activates an out-of-line procedure, saving on the stack the address of the instruction following the CALL for later use by a RET (Return) instruction. An intrasegment CALL places the current value of IP on the stack. An intersegment CALL places both the value of IP and CS on the stack. The RET instruction in the called procedure uses this address to transfer control back to the calling program.

A long CALL instruction that invokes a taskswitch stores the outgoing task's task state segment selector in the incoming task state segment's link field and sets the nested task flag in the new task. In this case, the IRET instruction takes the place of the RET instruction to return control to the nested task.

Examples:

CALL NEAR_NEWCODE
CALL SI
CALL PTR_X
CALL CASE_TABLE [BP]
CALL FAR_NEWCODE_FOO
CALL NEWCODE
CALL CALL_GATE_FOO
CALL CASE_TABLE [BX]

See the previous treatment of JMP for a discussion of the operations of these instructions.

3.6.1.3 RETURN AND RETURN FROM INTERRUPT INSTRUCTION

RET (Return From Procedure) terminates the execution of a procedure and transfers control through a back-link on the stack to the program that originally invoked the procedure.

An intrasegment RET restores the value of IP that was saved on the stack by the previous

segment RET restores the values of both CS and IP which were saved on the stack by the previous intersegment CALL instruction.

RET instructions may optionally specify a constant to the stack pointer. This constant specifies the new top of stack to effectively remove any arguments that the calling program pushed on the stack before the execution of the CALL instruction.

Example: RET

If the previous CALL instruction did not transfer control to a new code segment, RET restores the value of IP pushed by the CALL instruction. If the previous CALL instruction transferred control to a new segment, RET restores the values of both IP and CS which were pushed on the stack by the CALL instruction.

Example: RET n moore comment

This form of the RET instruction performs identically to the above example except that it adds not (must be an even value) to the value of SP to eliminate 8 bytes of parameter information previously pushed by the calling program.

IRET (Return From Interrupt or Nested Task) returns control to an interrupted routine or, optionally, reverses the action of a CALL or INT instruction that caused a task switch. See Chapter 8 for further information on task switching.

Example: IRET

Returns from an interrupt with or without a task-switch based on the value of the NT bit.

3.6.2 Conditional Transfer Instructions

The conditional transfer instructions are jumps that may or may not transfer control, depending on the state of the CPU flags when the instruction executes. The target for all conditional jumps must be in the current code segment and within -128 to +127 bytes of the first byte of the next instruction.

3.6.2.1 CONDITIONAL JUMP INSTRUCTIONS

Table 3-3 shows the conditional transfer mnemonics and their interpretations. The conditional jumps that are listed as pairs are actually the same instruction. The instruction set provides the alternate mnemonics for greater clarity within a program listing.

3.6.2.2 LOOP INSTRUCTIONS

The loop instructions are conditional jumps that use a value placed in CX to specify the

number of repetitions of a software loop. All loop instructions automatically decrement CX and terminate the loop when CX=0. Four of the five loop instructions specify a condition of ZF that terminates the loop before CX decrements to zero.

LOOP (Loop While CX Not Zero) is a conditional transfer that auto-decrements the CX register before testing CX for the branch condition. If CX is non-zero, the program branches to the target label specified in the instruction. The LOOP instruction causes the repetition of a code section until the operation of the LOOP instruction decrements CX to a value of zero. If LOOP finds CX=0, control transfers to the instruction immediately following the LOOP instruction. If the value of CX is initially zero, then the LOOP executes 65536 times.

Table 3-3. Interpretation of Conditional Transfers related to the control of C

| OP OR REPEAT | A DMTU Unsigned Condition | al Transfers | OOPZ instruction. |
|--|--|---|--|
| zero) Sinomonic (0792 | Condition Tested | | "Jump If" |
| JA/JNBE JAE/JNB JB/JNAE JBE/JNA JC JE/JZ JNC JNE/JNZ JNP/JPO JP/JPE | repeat 10 = 35 (est it, a0 = 35'ill exe | OOP (or OP) m encountit decre- it decre- in-zero and ZF. ic prégram ion la beled CX = 0, or | above/not below nor equal above or equal/not below below/not above nor equal below or equal/not above carry equal/zero not carry not equal/not zero not parity/parity odd parity/parity even |
| in with JCXZ, which to branch around the | Signed Conditional | l Transfers | ZF=0, the program |
| XXX Mnemonic 21 XX | a qual and Condition Tested | lat follows LOOPZ) | "Jump If" |
| JGL/DL JUL/SDL JUL/SDL SOL/SJL SOL/SJL SOL/SDL | ((SF xor OF) or ZF) = 0 (SF xor OF) = 0 (SF xor OF) = 0 ((SF xor OF) or ZF) = 1 OF = 0 SF = 0 OF = 1 SF = 1 | qual and are physinstructions fore testing ons. If CX | greater/not less nor equal greater or equal/not less less/not greater nor equal less or equal/not greater not overflow not sign overflow sign |

Example: LOOP START_LOOP to redmun

Each time the program encounters this instruction, it decrements CX and then tests it. If the value of CX is non-zero, then the program branches to the instruction labeled START_LOOP. If the value in CX is zero, then the program continues with the instruction that follows the LOOP instruction.

LOOPE (Loop While Equal) and LOOPZ (Loop While Zero) are physically the same instruction. These instructions auto-decrement the CX register before testing CX and ZF for the branch conditions. If CX is nonzero and ZF=1, the program branches to the target label specified in the instruction. If LOOPE or LOOPZ finds that CX=0 or ZF=0, control transfers to the instruction immediately succeeding the LOOPE or LOOPZ instruction.

Example: LOOPE START_LOOP (or LOOPZ START_LOOP)

Each time the program encounters this instruction, it decrements CX and tests CX and ZF. If the value in CX is non-zero and the value of ZF is 1, the program branches to the instruction labeled START_LOOP. If CX=0 or ZF=0, the program continues with the instruction that follows the LOOPE (or LOOPZ) instruction.

LOOPNE (Loop While Not Equal) and LOOPNZ (Loop While Not Zero) are physically the same instruction. These instructions auto-decrement the CX register before testing CX and ZF for the branch conditions. If CX

is non-zero and ZF=0, the program branches to the target label specified in the instruction. If LOOPNE or LOOPNZ finds that CX=0 or ZF=1, control transfers to the instruction immediately succeeding the LOOPNE or LOOPNZ instruction.

Example: LOOPNE START_LOOP (or LOOPNZ START_LOOP)

Each time the program encounters this instruction, it decrements CX and tests CX and ZF.

If the value of CX is non-zero and the value of ZF is 0, the program branches to the instruction labeled START_LOOP. If CX=0 or ZF=1, the program continues with the instruction that follows the LOOPNE (or LOOPNZ) instruction.

3.6.2.3 EXECUTING A LOOP OR REPEAT ZERO TIMES

JCXZ (Jump if CX Zero) branches to the label specified in the instruction if it finds a value of zero in CX. Sometimes, it is desirable to design a loop that executes zero times if the count variable in CX is initialized to zero. Because the loop instructions (and repeat prefixes) decrement CX before they test it, a loop will execute 65536 times if the program enters the loop with a zero value in CX. A programmer may conveniently overcome this problem with JCXZ, which enables the program to branch around the code within the loop if CX is zero when JCXZ executes.

Example: JCXZ TARGETLABEL

Causes the program to branch to the instruction labeled TARGETLABEL if CX=0 when the instruction executes.

3.6.3 Software-Generated Interrupts UTO

The INT and INTO instructions allow the programmer to specify a transfer to an interrupt service routine from within a program.

3.6.3.1 SOFTWARE INTERRUPT INSTRUCTION

INT (Software Interrupt) activates the interrupt service routine that corresponds to the number coded within the instruction. Interrupt type 3 is reserved for internal software-generated interrupts. However, the INT instruction may specify any interrupt type to allow multiple types of internal interrupts or to test the operation of a service routine. The interrupt service routine terminates with an IRET instruction that returns control to the instruction that follows INT.

Example: INT 3

Transfers control to the interrupt service routine specified by a type 3 interrupt.

Example: INT 0

Transfers control to the interrupt service routine specified by a type 0 interrupt, which is reserved for a divide error.

INTO (Interrupt on Overflow) invokes a type 4 interrupt if OF is set when the INTO instruction executes. The type 4 interrupt is reserved for this purpose.

Example: INTO all vd of boining resonance

If the result of a previous operation has set OF and no intervening operation has reset OF, then INTO invokes a type 4 interrupt. The interrupt service routine terminates with an IRET instruction, which returns control to the instruction following INTO.

3.7 CHARACTER TRANSLATION AND STRING INSTRUCTIONS

The instructions in this category operate on characters or string elements rather than on logical or numeric values.

3.7.1 Translate Instruction

XLAT (Translate) replaces a byte in the AL register with a byte from a user-coded translation table. When XLAT is executed, AL should have the unsigned index to the table addressed by BX. XLAT changes the contents of AL from table index to table entry. BX is unchanged. The XLAT instruction is useful for translating from one coding system to another such as from ASCII to EBCDIC. The translate table may be up to 256 bytes long. The value placed in the AL register serves as an index to the location of the corresponding translation value. Used with a LOOP instruction, the XLAT instruction can translate a block of codes up to 64K bytes long.

5. Decrement CX (this steTAJX m:slqmax3

Replaces the byte in AL with the byte from the translate table that is selected by the value in AL.

3.7.2 String Manipulation Instructions and Repeat Prefixes

The string instructions (also called primitives) operate on string elements to move, compare, and scan byte or word strings. One-byte repeat prefixes can cause the operation of a string primitive to be repeated to process strings as long as 64K bytes.

The repeated string primitives use the direction flag, DF, to specify left-to-right or right-to-left string processing, and use a count in CX to limit the processing operation. These instructions use the register pair DS:SI to point to the source string element and the register pair ES:DI to point to the destination.

string primitive, depending on whether it is operating on byte strings or word strings. The string primitives are generic and require one or more operands along with the primitive to determine the size of the string elements being processed. These operands do not determine the addresses of the strings; the addresses must already be present in the appropriate registers.

Each repetition of a string operation using the Repeat prefixes includes the following steps:

- 1. Acknowledge pending interrupts.
- 2. Check CX for zero and stop repeating if CX is zero.
- 3. Perform the string operation once.
- 4. Adjust the memory pointers in DS:SI and ES:DI by incrementing SI and DI if DF is 0 or by decrementing SI and DI if DF is 1.
- 5. Decrement CX (this step does not affect the flags).
- 6. For SCAS (Scan String) and CMPS (Compare String), check ZF for a match with the repeat condition and stop repeating if the ZF fails to match.

The Load String and Store String instructions allow a program to perform arithmetic or logical operations on string characters (using AX for word strings and AL for byte strings). Repeated operations that include instructions other than string primitives must use the loop instructions rather than a repeat prefix.

3.7.2.1 STRING MOVEMENT INSTRUCTIONS

REP (Repeat While CX Not Zero) specifies a repeated operation of a string primitive. The REP prefix causes the hardware to automatically repeat the associated string primitive until CX=0. This form of iteration allows the

would be possible with a regular software loop.

When the REP prefix accompanies a MOVS instruction, it operates as a memory-to-memory block transfer. To set up for this operation, the program must initialize CX and the register pairs DS:SI and ES:DI. CX specifies the number of bytes or words in the block.

If DF=0, the program must point DS:SI to the first element of the source string and point ES:DI to the destination address for the first element. If DF=1, the program must point these two register pairs to the last element of the source string and to the destination address for the last element, respectively.

Example: REP MOVSW

The processor checks the value in CX for zero. If this value is not zero, the processor moves a word from the location pointed to by DS:SI to the location pointed to by ES:DI and increments SI and DI by two (if DF=0). Next, the processor decrements CX by one and returns to the beginning of the repeat cycle to check CX again. After CX decrements to zero, the processor executes the instruction that follows.

MOVS (Move String) moves the string character pointed to by the combination of DS and SI to the location pointed to by the combination of ES and DI. This is the only memory-to-memory transfer supported by the instruction set of the base architecture. MOVSB operates on byte elements. The destination segment register cannot be overridden by a segment override prefix while the source segment register can be overridden.

Example: MOVSWneinevnoo a

Moves the contents of the memory byte pointed to by DS:SI to the location pointed to by ES:DI.

3.7.2.2 OTHER STRING OPERATIONS

CMPS (Compare String) subtracts the destination string element (ES:DI) from the source string element (DS:SI) and updates the flags AF, SF, PF, CF and OF. If the string elements are equal, ZF=1; otherwise, ZF=0. If DF=0, the processor increments the memory pointers (SI and DI) for the two strings. The segment register used for the source address can be changed with a segment override prefix while the destination segment register cannot be overridden.

Example: CMPSB

Compares the source and destination string elements with each other and returns the result of the comparison to ZF.

SCAS (Scan String) subtracts the destination string element at ES:DI from AX or AL and updates the flags AF, SF, ZF, PF, CF and OF. If the values are equal, ZF=1; otherwise, ZF=0. If DF=0, the processor increments the memory pointer (DI) for the string. The segment register used for the source address can be changed with a segment override prefix while the destination segment register cannot be overridden.

Example: SCASW-00 os A notice of S.8.8

Compares the value in AX with the destination string element.

REPE/REPZ (Repeat While CX Equal/Zero) and REPNE/REPNZ (Repeat While CX Not Equal/Not Zero) are the prefixes that are used exclusively with the SCAS (Scan String) and CMPS (Compare String) primitives.

The difference between these two types of prefix bytes is that REPE/REPZ terminates when ZF=0 and REPNE/REPNZ terminates when ZF=1. ZF does not require initialization before execution of a repeated string instruction.

When these prefixes modify either the SCAS or CMPS primitives, the processor compares the value of the current string element with the value in AX for word elements or with the value in AL for byte elements. The resulting state of ZF can then limit the operation of the repeated operation as well as a zero value in CX.

Causes the processor to scan the string pointed to by ES:DI until it encounters a match with the byte value in AL or until CX decrements to zero.

LODS (Load String) places the source string element at DS:SI into AX for word strings or into AL for byte strings.

Example: LODSW 304 off gold

Loads AX with the value pointed to by DS:SI.

3.8 ADDRESS MANIPULATION INSTRUCTIONS

STRING_X, and loads the offset

The set of address manipulation instructions provide a way to perform address calculations or to move to a new data segment or extra segment.

LEA (Load Effective Address) transfers the offset of the source operand (rather than its value) to the destination operand. The source operand must be a memory operand, and the destination operand must be a 16-bit general register (AX, DX, BX, CX, BP, SP, SI, or DI).

LEA does not affect any flags. This instruction is useful for initializing the registers before the execution of the string primitives or the XLAT instruction.

Example: LEA BX EBCDIC_TABLE

the address of the starting location of the table labeled EBCDIC_TABLE into BX.

LDS (Load Pointer Using DS) transfers a 32-bit pointer variable from the source operand to DS and the destination register. The source operand must be a memory operand, and the destination operand must be a 16-bit general register (AX, DX, BX, CX, BP, SP, SI or DI). DS receives the high-order segment word of the pointer. The destination register receives the low-order word, which points to a specific location within the segment.

Example: LDS SI, STRING_X (18 Insural)

Loads DS with the word identifying the segment pointed to by STRING_X, and loads the offset of STRING_X into SI. Specifying SI as the destination operand is a convenient way to prepare for a string operation on a source string that is not in the current data segment.

LES (Load Pointer Using ES) operates identically to LDS except that ES receives the offset word rather than DS.

Example: LES DI, DESTINATION_X

fying the segment pointed to by DESTINATION_X, and loads the offset of DESTINATION_X into DI. This instruction provides

a convenient way to select a destination for a string operation if the desired location is not in the current extra segment.

3.9 FLAG CONTROL INSTRUCTIONS

The flag control instructions provide a method of changing the state of bits in the flag register.

3.9.1 Carry Flag Control Instructions

The carry flag instructions are useful in conjunction with rotate-with-carry instructions RCL and RCR. They can initialize the carry flag, CF, to a known state before execution of a rotate that moves the carry bit into one end of the rotated operand.

STC (Set Carry Flag) sets the carry flag (CF) to 1.

Example: STC snauter bas redto

CLC (Clear Carry Flag) zeros the carry flag (CF).

OF, If the values are equal OLO :slqmax

CMC (Complement Carry Flag) reverses the current status of the carry flag (CF).

Example: CMC as a slidw xilaro abriravo

3.9.2 Direction Flag Control Instructions

The direction flag control instructions are specifically included to set or clear the direction flag, DF, which controls the left-to-right or right-to-left direction of string processing. IF DF=0, the processor automatically increments the string memory pointers, SI and DI, after each execution of a string primitive. If DF=1, the processor decrements these pointer values. The initial state of DF is 0.

CLD (Clear Direction Flag) zeros DF, causing the string instructions to auto-increment SI and/or DI. CLD does not affect any other flags.

Example: CLD

STD (Set Direction Flag) sets DF to 1, causing the string instructions to auto-decrement SI and/or DI. STD does not affect any other flags.

3.9.3 Flag Transfer Instructions

Though specific instructions exist to alter CF and DF, there is no direct method of altering the other flags. The flag transfer instructions allow a program to alter the other flag bits with the bit manipulation instructions after transferring these flags to the stack or the AH register.

The PUSHF and POPF instructions are also useful for preserving the state of the flag register before executing a procedure.

LAHF (Load AH from Flags) copies SF, ZF, AF, PF, and CF to AH bits 7, 6, 4, 2, and 0, respectively (see figure 3-12). The contents of the remaining bits (5, 3, and 1) are undefined. The flags remain unaffected. This instruction can assist in converting 8080/8085 assembly language programs to run on the base architecture of the iAPX 86, 88, 186, and 286.

Example: LAHF bills own to notativity and

SAHF (Store AH into Flags) transfers bits 7, 6, 4, 2, and 0 from AH into SF, ZF, AF, PF, and CF, respectively (see figure 3-12). This instruction also provides 8080/8085 compatibility with the iAPX 86, 88, 186, and 286.

Example: SAHF




Figure 3-12. LAHF and SAHF

PUSHF (Push Flags) decrements SP by two and then transfers all flags to the word at the top of stack pointed to by SP (see figure 3-13). The flags remain unaffected. This instruction enables a procedure to save the state of the flag register for later use.

Example: PUSHF of (slddin dose ni rigib

POPF (Pop Flags) transfers specific bits from the word at the top of stack into the low-order byte of the flag register (see figure 3-13). The processor then increments SP by two.

Note that an application program in the protected virtual address mode may not alter IOPL (the I/O privilege level flag) unless the program is executing at privilege level 0. A program may alter IF (the interrupt flag) only when executing at a level that is at least as privileged as IOPL.

Procedures may use this instruction to restore the flag status from a previous value.

Example: POPF

3.10 BINARY-CODED DECIMAL ARITHMETIC INSTRUCTIONS

These instructions adjust the results of a previous arithmetic operation to produce a valid packed or unpacked decimal result. These instructions operate only on AL or AH registers.



PUSHF decrements SP by 2 bytes (1 word) and copies the contents of the flag register to the top of stack. POPF loads the flag register with the contents of the last word pushed onto the stack. The bit position of each flag is the same in the stack word as it is in the flag register. Only programs executing at the highest privilege level (level 0) may alter the 2-bit IOPL flag. Only programs executing at a level at least as privileged as that indicated by IOPL may alter IF.

Figure 3-13. PUSHF and POPF

3.10.1 Packed BCD Adjustment Instructions

DAA (Decimal Adjust) corrects the result of adding two valid packed decimal operands in AL. DAA must always follow the addition of two pairs of packed decimal numbers (one digit in each nibble) to obtain a pair of valid packed decimal digits as results. The carry flag will be set if carry was needed.

Example: DAA and repeated and lo style

DAS (Decimal Adjust for Subtraction) corrects the result of subtracting two valid packed decimal operands in AL. DAS must always follow the subtraction of one pair of packed decimal numbers (one digit in each nibble) from another to obtain a pair of valid packed decimal digits as results. The carry flag will be set if a borrow was needed.

Procedures may use this insur SAG. ; slqmax3

3.10.2 Unpacked BCD Adjustment Instructions

AAA (ASCII Adjust for Addition) changes the contents of register AL to a valid unpacked decimal number, and zeros the top 4 bits. AAA must always follow the addition of two unpacked decimal operands in AL. The carry flag will be set and AH will be incremented if a carry was necessary.

Example: AAA

AAS (ASCII Adjust for Subtraction) changes the contents of register AL to a valid unpacked decimal number, and zeros the top 4 bits. AAS must always follow the subtraction of one unpacked decimal operand from another in AL. The carry flag will be set and AH decremented if a borrow was necessary.

Example: AAS of to the SAA of sent united and the SAA

AAM (ASCII Adjust for Multiplication) corrects the result of a multiplication of two valid unpacked decimal numbers. AAM must always follow the multiplication of two decimal numbers to produce a valid decimal result. The high order digit will be left in AH, the low order digit in AL.

Example: AAM 808 animaynoo ni assa nao

AAD (ASCII Adjust for Division) modifies the numerator in AH and AL to prepare for the division of two valid unpacked decimal operands so that the quotient produced by the division will be a valid unpacked decimal number. AH should contain the high-order digit and AL the low-order digit. This instruction will adjust the value and leave it in AL. AH will contain 0.

Example: AAD

3.11 TRUSTED INSTRUCTIONS

When operating in Protected Mode, the iAPX 286 processor restricts the execution of trusted instructions according to the CPL and the current value of IOPL, the 2-bit I/O privilege flag. Only a program operating at the highest privilege level (level 0) may alter the value of IOPL. A program may execute trusted instructions only when executing at a level that is at least as privileged as that specified by IOPL.

Trusted instructions control I/O operations, interprocessor communications in a multiprocessor system, interrupt enabling, and the HLT instruction.

These protection considerations do not apply in the real address mode.

3.11.1 Trusted and Privileged Restrictions on POPF and IRET

POPF (POP Flags) and IRET (Interrupt Return) are not affected by IOPL unless they attempt to alter IF (flag register bit 9). To change IF, POPF must be part of a program that is executing at a privilege level greater than or equal to that specified by IOPL. Any attempt to change IF when CPL ± 0 will be ignored. To change the IOPL field, CPL must be zero.

3.11.2 Machine State Instructions

These trusted instructions affect the machine state control interrupt response, the processor halt state, and the bus LOCK signal that regulates memory access in multiprocessor systems.

CLI (Clear Interrupt-Enable Flag) and STI (Set Interrupt-Enable Flag) alter bit 9 in the flag register. When IF=0, the processor responds only to internal interrupts and to non-maskable external interrupts. When

IF=1, the processor responds to all interrupts. An interrupt service routine might use these instructions to avoid further interruption while it processes a previous interrupt request. As with the other flag bits, the processor clears IF during initialization. These instructions may be executed only if $CPL \leq IOPL$. A protection exception will occur if they are executed when CPL > IOPL.

processor transfers 16 bits from the port

Sets IF=1, which enables the add to add processing of maskable external and state interrupts.

ports numbered 0 through 25 IJO 1 slqmax3

Sets IF=0 to disable maskable interrupt processing.

HLT (Halt) causes the processor to suspend processing operations pending an interrupt or a system reset. This trusted instruction provides an alternative to an endless software loop in situations where a program must wait for an interrupt. The return address saved after the interrupt will point to the instruction immediately following HLT. This instruction may be executed only when CPL = 0.

Example: 10 HLT mort prog tugtuo ns of brow

LOCK (Assert Bus Lock) is a 1-byte prefix code that causes the processor to assert the bus LOCK signal during execution of the instruction that follows, LOCK does not affect any flags. LOCK may be used only when CPL ≤ IOPL. A protection exception will occur if LOCK is used when CPL > IOPL.

3.11.3 Input and Output Instructions

These trusted instructions provide access to the processor's I/O ports to transfer data to and from peripheral devices. In the protected mode, these instructions may be executed only when CPL ≤ IOPL.

IN (Input from Port) transfers a byte or a word from an input port to AL or AX. If a program specifies AL with the IN instruction, the processor transfers 8 bits from the selected port to AL. Alternately, if a program specifies AX with the IN instruction, the processor transfers 16 bits from the port to AX.

The program can specify the number of the port in two ways. Using an immediate byte constant, the program can specify 256 8-bit ports numbered 0 through 255 or 128 16-bit ports numbered 0,2,4,...,252,254. Using the current value contained in DX, the program can specify 8-bit ports numbered 0 through 65,535, or 16-bit ports using even-numbered ports in the same range.

Example: IN AL,

BYTE_PORT_NUMBER

Transfers 8 bits to AL from the port identified by the immediate constant BYTE_PORT_NUMBER.

OUT (Output to Port) transfers a byte or a word to an output port from AL or AX. The program can specify the number of the port using the same methods of the IN instruction.

Example: OUT AX, DX lol tant notourteni

Transfers 16 bits from AX to the port identified by the 16-bit number contained in DX.

INS and OUTS (Input String and Output String) cause block input or output operations using a Repeat prefix. See Chapter 4 for more information on INS and OUTS.

3.12 PROCESSOR EXTENSION CURT THE INSTRUCTIONS

Processor Extension provides an extension to the instruction set of the base architecture (e.g., 80287). The NPX extends the instruction set of the CPU-based architecture to support high-precision integer and floating-point calculations. This extended instruction set includes arithmetic, comparison, transcendental, and data transfer instructions. The NPX also contains a set of useful constants to enhance the speed of numeric calculations.

A program contains instructions for the NPX in line with the instructions for the CPU. The system executes these instructions in the same order as they appear in the instruction stream. The NPX operates concurrently with the CPU to provide maximum throughput for numeric calculations.

The software emulation of the NPX is transparent to application software but requires more time for execution.

3.12.1 Processor Extension Synchronization Instructions

Escape and wait instructions allow a processor extension such as the 80287 NPX to obtain instructions and data from the system bus and to wait for the NPX to return a result.

ESC (Escape) identifies floating point numeric instructions and allows the iAPX 286 to send the opcode to the NPX or to transfer a memory operand to the NPX. The 80287 NPX uses the Escape instructions to perform high-performance, high-precision floating point arithmetic that conforms to the IEEE floating point standard.

Example: ESC 6, ARRAY [SI]

The CPU sends the escape opcode 6 and the location of the array pointed to by SI to the NPX.

WAIT (Wait) suspends program execution until the iAPX 286 CPU detects a signal on the BUSY pin. In an iAPX 286/20 configuration that includes a numeric processor extension, the NPX activates the TEST pin to signal that it has completed its processing task and that the CPU may obtain the results.

Example: WAIT

3.12.2 Numeric Data Processor Instructions

This section describes the categories of instructions available with Numeric Data Processor systems that include a Numeric Processor Extension or a software emulation of this processor extension. Refer to the 80287 data sheet for more information.

3.12.2.1 ARITHMETIC INSTRUCTIONS

The extended instruction set includes not only the four arithmetic operations (add, subtract, multiply, and divide), but also subtract-reversed and divide-reversed instructions. The arithmetic functions include square root, modulus, absolute value, integer part, change sign, scale exponent, and extract exponent instructions.

3.12.2.2 COMPARISON INSTRUCTIONS

The comparison operations are the compare, examine, and test instructions. Special forms of the compare instruction can optimize algorithms by allowing comparisons of binary integers with real numbers in memory.

3.12.2.3 TRANSCENDENTAL INSTRUCTIONS

The instructions in this group perform the otherwise time-consuming calculations for all common trigonometric, inverse trigonometric, hyperbolic, inverse hyperbolic, logarithmic, and exponential functions. The transcendental instructions include tangent, arctangent, 2×-1 , $Y \cdot \log_2 X$, and $Y \cdot \log_2 (X+1)$.

3.12.2.4 DATA TRANSFER INSTRUCTIONS

The data transfer instructions move operands among the registers and between a register and memory. This group includes the load, store, and exchange instructions.

3.12.2.5 CONSTANT INSTRUCTIONS

Each of the constant instructions loads a commonly used constant into an NPX register. The values have a real precision of 64 bits and are accurate to approximately 19 decimal places. The constants loaded by these instructions include 0, 1, Pi, $\log_e 10$, $\log_2 e$, $\log_{10} 2$, and $\log 2_e$.

TER MOITOURTOUR OFFICE

the BUSY pin. In an iAPX 286/20 configuration that includes a numeric processor extension, the NPX activates the TEST pin to signal that it has completed its processing task and that the CPU may obtain the results.

Example: WAIT

3.12.2 Numeric Data Processor lestructions

This section describes the categories of instructions available with Numeric Data Processor systems that include a Numeric Processor Extension or a software emulation of this processor extension. Refer to the 80287 data sheet for more information.

3.12.2.1 ARITHMETIC INSTRUCTIONS

The extended instruction set includes not only the four arithmetic operations (add, subtract, multiply, and divide), but also subtract-reversed and divide-reversed instructions. The arithmetic functions include square root, modulus, absolute value, integer part, change sign, scale exponent, and extract exponent

examine, and test instructions, special forms of the compare instruction can optimize algorithms by allowing comparisons of binary integers with real numbers in memory.

3.12.2.3 TRANSCENCENTAL INSTRUCTIONS

The instructions in this group perform the otherwise time-con-uning calculations for all common trigonomatric, inverse trigonomatric, hyperbolic, inverse hyperbolic, logarithmic, and exponential functions. The transcendental instructions include tanger that arctangent, 2 x - 1, Y in log₂X, and Y log₂(X+1).

3.12.2.4 DATA TRANSPER INSTRUCTIONS

The data transfer instructions move operands among the registers and between a register and memory. This group includes the load, store, and exchange instructions.

1925 CONSTANT METRUCTIONS

Each of the constant instructions loads a commonly used constant into an NPX register. The values have a real precision of 64 hits and are accurate to approximately 19 deciral places. The constants loaded by these instructions include 0, 1 Pi, log, 10, log₂ e, log₁₁ 2, and log 2.

13

CHAPTER 4 CHAPTER 4

The instructions described in this chapter extend the capabilities of the base architecture instruction set described in Chapter 3. These extensions consist of new instructions and variations of some instructions that are not strictly part of the base architecture (in other words, not included in the iAPX 86, 88). These instructions are also available in the iAPX 186, 188. The instruction variations, described in Chapter 3, include the immediate forms of the PUSH and MUL instructions (PUSHA, POPA) and the privilege level restrictions on POPF.

New instructions described in this chapter include the string input and output instructions (INS and OUTS), the ENTER procedure and LEAVE procedure instructions, and the check index BOUND instruction.

4.1 BLOCK I/O INSTRUCTIONS

REP, the Repeat prefix, modifies INS and OUTS (the string I/O instructions) to provide a means of transferring blocks of data between an I/O port and Memory. These block I/O instructions are string primitives. They simplify programming and increase the speed of data transfer by eliminating the need to use a separate LOOP instruction or an intermediate register to hold the data.

INS and OUTS are trusted instructions. To use trusted instructions, a program must execute at a privilege level at least as privileged as that specified by the 2-bit IOPL flag. Any attempt by a less-privileged program to use a trusted instruction results in a protection exception. See Chapter 7 for information on protection concepts.

One of two possible opcodes represents each string primitive depending on whether it

operates on byte strings or word strings. After each transfer, the memory address in SI or DI is updated by 1 for byte values and by 2 for word values. The value in the DF field determines if SI or DI is to be auto incremented (DF=0) or auto decremented (DF=1).

INS and OUTS use DX to specify I/O ports numbered 0 through 65,535 or 16-bit ports using only even port addresses in the same range.

fers words from the memory

INS (Input String from Port) transfers a byte or a word string element from an input port to memory. If a program specifies INSB, the processor transfers 8 bits from the selected port to the memory location indicated by ES:DI. Alternately, if a program specifies INSW, the processor transfers 16 bits from the port to the memory location indicated by ES:DI. The destination segment register cannot be overridden.

Combined with the REP prefix, INS moves a block of information from an input port to a series of consecutive memory locations.

Example: REP INSB 11 Spagnal saidsan

The processor repeatedly transfers 8 bits to the memory location indicated by ES:DI from the port selected by the 16-bit port number contained in DX. Following each byte transfer, the CPU decrements CX. The instruction terminates the block transfer when CX=0. After decrementing CX, the processor increments DI by one if DF=0. It decrements DI by one if DF=1.

OUTS (Output String to Port) transfers a byte or a word string element to an output port from memory. Combined with the REP prefix, OUTS moves a block of information from a series of consecutive memory locations indicated by DS:SI to an output port.

Example: REP OUTS WSTRING

Assuming that the program declares WSTRING to be a word-length string element, the assembler uses the 16-bit form of the OUTS instruction to create the object code for the program. The processor repeatedly transfers words from the memory locations indicated by DI to the output port selected by the 16-bit port number in DX.

Following each word transfer, the CPU decrements CX. The instruction terminates the block transfer when CX=0. After decrementing CX, the processor increments SI by two to point to the next word in memory if DF=0, it decrements SI by two if DF=1.

4.2 HIGH-LEVEL INSTRUCTIONS to le seines

The instructions in this section provide machine-language functions normally found only in high-level languages. These instructions include ENTER and LEAVE, which simplify the programming of procedures, and BOUND, which provides a simple method of testing an index against its predefined range.

ENTER (Enter Procedure) creates the stack frame required by most block-structured high-level languages. A LEAVE instruction at the end of a procedure complements an ENTER at the beginning of the procedure to simplify stack management and to control access to variables for nested procedures.

The ENTER instruction includes two parameters. The first parameter specifies the number of bytes of dynamic storage to be allocated on the stack for the routine being entered. The second parameter corresponds to the lexical nesting level of the routine. (Note that the lexical level has no relationship to either the protection privilege levels or to the I/O privilege level.)

The specified lexical level determines how many sets of stack frame pointers the CPU copies into the new stack frame from the preceding frame. This list of stack frame pointers is sometimes called the "display." The first word of the display is a pointer to the last stack frame. This pointer enables a LEAVE instruction to reverse the action of the previous ENTER instruction by effectively discarding the last stack frame.

After ENTER creates the new display for a procedure, it allocates the dynamic storage space for that procedure by decrementing SP by the number of bytes specified in the first parameter. This new value of SP serves as a base for all PUSH and POP operations within that procedure.

To enable a procedure to address its display, ENTER leaves BP pointing to the beginning of the new stack frame. Data manipulation instructions that specify BP as a base register implicitly address locations within the stack segment instead of the data segment. Two forms of the ENTER instruction exist: nested and non-nested. If the lexical level is 0, the non-nested form is used. Since the second operand is 0, ENTER pushes BP, copies SP to BP and then subtracts the first operand from SP. The nested form of ENTER occurs when the second parameter (lexical level) is not 0. Figure 4-1 gives the formal definition of ENTER.

```
The Formal Definition Of The ENTER Instruction For All Cases is Given By The Following Listing. LEVEL Denotes The Value Of The Second Operand.

Push BP
Set a temporary value FRAME_PTR := SP
If LEVEL > 0 then
Repeat (LEVEL - 1) times:
BP := BP - 2
Push the word pointed to by BP
End repeat
Push FRAME_PTR
End If
BP := FRAME_PTR
SP := SP - first operand.
```

Figure 4-1. Formal Definition of the ENTER

The main procedure (with other procedures nested within) operates at the highest lexical level, level 1. The first procedure it calls operates at the next deeper lexical level, level 2. A level 2 procedure can access the variables of the main program which are at fixed locations specified by the compiler. In the case of level 1, ENTER allocates only the requested dynamic storage on the stack because there is no previous display to copy.

A program operating at a higher lexical level calling a program at a lower lexical level requires that the called procedure should have access to the variables of the calling program. ENTER provides this access through a display that provides addressability to the calling program's stack frame.

A procedure calling another procedure at the same lexical level implies that they are parallel procedures and that the called procedure should not have access to the variables of the calling procedure. In this case, ENTER copies only that portion of the display from the calling procedure which refers to previously nested procedures operating at higher lexical levels. The new stack frame does not include the pointer for addressing the calling procedure's stack frame.

ENTER treats a reentrant procedure as a procedure calling another procedure at the

same lexical level. In this case, each succeeding iteration of the reentrant procedure can address only its own variables and the variables of the calling procedures at higher lexical levels. A reentrant procedure can always address its own variables; it does not require pointers to the stack frames of previous iterations.

By copying only the stack frame pointers of procedures at higher lexical levels, ENTER makes sure that procedures access only those variables of higher lexical levels, not those at parallel lexical levels (see figure 4-2). Figures 4-2a through 4-2d demonstrate the actions of the ENTER instruction if the modules shown in figure 4-1 were to call one another in alphabetic order.

Example: ENTER 2048,3

Allocates 2048 bytes of dynamic storage on the stack and sets up pointers to two previous stack frames in the stack frame that ENTER creates for this procedure.

Block-structured high-level languages can use the lexical levels defined by ENTER to control access to the variables of previously nested procedures. For example, if PROCEDURE A calls PROCEDURE B which, in turn, calls PROCEDURE C, then PROCEDURE C will have access to the variables of MAIN and PROCEDURE A, but not PROCEDURE B because they operate at the same lexical level. Following is the complete definition of the variable access for figure 4-2.

- 1. MAIN PROGRAM has variables at fixed locations.
- 2. PROCEDURE A can access only the fixed variables of MAIN.

for MAIN because there to return to He and only work because there to return to He and only work because there to return to He and only work because there to return to He and only work because there to return to He and the heavy and the hea

Figure 4-2. Variable Access in Nested Procedures

- 3. PROCEDURE B can access only the variables of PROCEDURE A and MAIN. PROCEDURE B cannot access the variables of PROCEDURE C or PROCEDURE D.
- 4. PROCEDURE C can access only the variables of PROCEDURE A and MAIN. PROCEDURE C cannot access the variables of PROCEDURE B or PROCEDURE D.
- 5. PROCEDURE D can access the variables of PROCEDURE C, PROCEDURE A, and MAIN. PROCEDURE D cannot access the variables of PROCEDURE B.

for MAIN but copies no pointers. The first and only word in the display points to itself because there is no previous value for LEAVE to return to BP. See figure 4-2a.

After MAIN calls PROCEDURE A, ENTER creates a new display for PROCEDURE A with the first word pointing to the previous value of BP (BPM for LEAVE to return to the MAIN stack frame) and the second word pointing to the current value of BP. Procedure A can access variables in MAIN since MAIN is at level 1. Therefore the base for the dynamic storage for MAIN is at [BP-2]. All dynamic variables for MAIN will be at a fixed offset from this value. See figure 4-2b.

After PROCEDURE A calls PROCEDURE B, ENTER creates a new display for PROCEDURE B with the first word pointing to the previous value of BP, the second word pointing to the value of BP for MAIN, and the third word pointing to the value of BP for A and the last word pointing to the current BP. B can access variables in A and MAIN by fetching from the display the base addresses of the respective dynamic storage areas. See figure 4-2c.

After PROCEDURE B calls PROCEDURE C, ENTER creates a new display for PROCEDURE C with the first word pointing to the previous value of BP, the second word pointing to the value of BP for MAIN, and the third word pointing to the BP value for A and the third word pointing to the current value of BP. Because PROCEDURE B and PROCEDURE C have the same lexical level, PROCEDURE C is not allowed access to variables in B and therefore does not receive a pointer to the beginning of PROCEDURE B's stack frame. See figure 4-2d.




Figure 4-2a. Stack Frame for MAIN at Level 1




Figure 4-2b. Stack Frame for Procedure A




Figure 4-2c. Stack Frame for Procedure B at Level 3 Called from A

LEAVE (Leave Procedure) reverses the action of the previous ENTER instruction. The LEAVE instruction does not include any operands.

Example: LEAVE

First, LEAVE copies BP to SP to release all stack space allocated to the procedure by the most recent ENTER instruction. Next, LEAVE pops the old value of BP from the stack. A subsequent RET instruction can then remove any arguments that were pushed on the stack by the calling program for use by the called procedure.




Figure 4-2d. Stack Frame for Procedure C at Level 3 Called from B

BOUND (Detect Value Out of Range) verifies that the signed value contained in the specified register lies within specified limits. An interrupt (INT 5) occurs if the value contained in the register is less than the lower bound or greater than the upper bound.

The BOUND instruction includes two operands. The first operand specifies the register being tested. The second operand contains the effective relative address of the two signed BOUND limit values. The BOUND instruction assumes that it can obtain the upper limit from the memory word that immediately follows the lower limit. These limit values cannot be register operands; if they are, an invalid opcode exception occurs.

BOUND is useful for checking array bounds before using a new index value to access an element within the array. BOUND provides a simple way to check the value of an index register before the program overwrites information in a location beyond the limit of the array.

The two-word block of memory that specifies the lower and upper limits of an array might typically reside just before the array itself. This makes the array bounds accessible at a constant offset of -4 from the beginning of the array. Because the address of the array will already be present in a register, this practice avoids extra calculations to obtain the effective address of the array bounds.

Example: BOUND BX, ARRAY-4

Compares the value in BX with the lower limit at address ARRAY-4 and the upper limit at address ARRAY-2. If the signed value in BX is less than the lower bound or greater than the upper bound, the interrupt for this instruction (INT 5) occurs. Otherwise, this instruction has no effect.

Figure 4-2b. Stack Frame for Procedure A



CHAPTER 5 Whenever the IAPX 286 access ACOM SCHADA LABA high-order 16 bits of a 20-bit

The iAPX 286 can be operated in either of two modes according to the status of the Protection Enabled bit of the MSW status register. In contrast to the "modes" and "mode bits" of some processors, however, the iAPX 286 modes do not represent a radical transition between conflicting architectures. Instead, the setting of the Protection Enabled bit simply determines whether certain advanced features, in addition to the baseline architecture of the iAPX 286, are to be made available to system designers and programmers.

If the Protection Enabled (PE) bit is set by the programmer, the processor changes into *Protected Virtual Address Mode*. In this mode of operation, memory addressing is performed in terms of virtual addresses, with on-chip mapping mechanisms performing the virtual-to-physical translation. Only in this mode can the system designer make use of the advanced architectural features of the iAPX 286: virtual memory support, system-wide protection, and built-in multitasking mechanisms are among the new features provided in this mode of operation. Refer to Part II of this manual (Chapters 6 through 11) for details on Protected Mode operation.

Initially, upon system reset, the processor starts up in *Real Address Mode*. In this mode of operation, all memory addressing is performed in terms of *real* physical addresses. In effect, the architecture of the iAPX 286 in this mode is identical to that of the 8086 and other processors in the iAPX 86 family. The principal features of this baseline architecture have already been discussed throughout Part I (Chapters 2 through 4) of this manual. This chapter discusses certain additional topics—addressing, interrupt handling, and

system initialization—that complete the system programmer's view of the iAPX 286 in Real Address Mode.

5.1 ADDRESSING AND SEGMENTATION

Like other processors in the iAPX 86 family, the iAPX 286 provides a one-megabyte memory space (2²⁰ bytes) when operated in Real Address Mode. Physical addresses are the 20-bit values that uniquely identify each byte location in this address space. Physical addresses, therefore, may range from 0 through FFFFFH.

An address is specified by a 32-bit pointer containing two components: (1) a 16-bit effective address offset that determines the displacement, in bytes, of a particular location within a segment; and (2) a 16-bit segment selector component that determines the starting address of the segment. Both components of an address may be referenced explicitly by an instruction (such as JMP, LES, LDS, or CALL); more often, however, the segment selector is simply the contents of a segment register.


The interpretation of the first component, the effective address offset, is straight-forward. Segments are at most 64K (2¹⁶) bytes in length, so an unsigned 16-bit quantity is sufficient to address any arbitrary byte location with a segment. The lowest-addressed byte within a segment has an offset of 0, and the highest-addressed byte has an offset of FFFH. Data operands must be completely contained within a segment and must be contiguous. (These rules apply in both modes.)

A segment selector is the second component of a logical address. This 16-bit quantity specifies the starting address of a segment within a physical address space of 2²⁰ bytes.

Whenever the iAPX 286 accesses memory in Real Address Mode, it generates a 20-bit physical address from a segment selector and offset value. The segment selector value is leftshifted four bit positions to form the segment base address. The offset is extended with 4 high order zeroes and added to the base to form the physical address (see figure 5-1.)

Therefore, every segment is required to start at a byte address that is evenly divisible by 16; thus, each segment is positioned at a 20-bit physical address whose least significant four bits are zeroes. This arrangement allows the iAPX 286 to interpret a segment selector as the high-order 16 bits of a 20-bit segment base address.

No limit or access checks are performed by the iAPX 286 in the Real Address Mode. All segments are readable, writable, executable, and have a limit of OFFFFH (65535 bytes). To save physical memory, you can use unused portions of a segment as another segment by overlapping the two (see figure 5-2). The Intel iAPX 86 software development tools support this feature via the segment override and group operators. However, programs that access segment B from segment A become incompatible in the protected virtual address made available to system designer.sbom






Figure 5-1b. Forming the 20-Bit Physical Address in the Real Address Mode




Figure 5-2. Overlapping Segments to Save Physical Memory

5.2 INTERRUPT HANDLING

Program interrupts may be generated in either of two distinct ways. An *internal* interrupt is caused directly by the currently executing program. The execution of a particular instruction results in the occurrence of an interrupt, whether intentionally (e.g., an INT instruction) or as an unanticipated exception (e.g., invalid opcode). On the other hand, an *external* interrupt occurs asynchronously as the result of an event external to the processor, and bears no necessary relationship with the currently executing program. The INTR and NMI pins of the iAPX 286 provide the means by which external hardware signals the occurrence of such events.

5.2.1 Interrupt Vector Table

Whatever its origin, whether internal or external, an interrupt demands immediate attention from an associated service routine. Control must be transferred, at least for the moment, from the currently executing program to the appropriate interrupt service routine. By means of interrupt vectors, the iAPX 286 handles such control transfers uniformly for both kinds of interrupts.

An interrupt vector is an unsigned integer in the range of 0-255; every interrupt is assigned such a vector. In some cases, the assignment is predetermined and fixed: for example, an external NMI interrupt is invariably associated with vector 2, while an internal divide exception is always associated with vector 0. In most cases, however, the association of an interrupt and a vector is established dynamically. An external INTR interrupt, for example, supplies a vector in response to an interrupt acknowledge bus cycle, while the INT instruction supplies a vector incorporated within the instruction itself. The vector is shifted two places left to form a byte address into the table (see figure 5-3).

In any case, the iAPX 286 uses the interrupt vector as an index into a table in order to determine the address of the corresponding interrupt service routine. For Real Address Mode, this table is known as the Interrupt Vector Table. Its format is illustrated in figure 5-3.

The Interrupt Vector Table consists of as many as 256 consecutive entries, each four bytes long. Each entry defines the address of a service routine to be associated with the correspondingly numbered interrupt vector code. Within each entry, an address is specified by a full 32-bit pointer that consists of a 16-bit offset and a 16-bit segment selector.

In Real Address Mode, the interrupt table can be accessed directly at physical memory location 0 through 1023. In the protected virtual address mode, however, the interrupt vector table has no fixed physical address and cannot be directly accessed. Therefore, Real Address mode programs that directly manipulate the interrupt vector table will not work in the protected virtual address mode




Figure 5-3. Interrupt Vector Table for Real Address Mode

5.2.1.1 INTERRUPT PRIORITIES

When simultaneous interrupt requests occur, they are processed in a fixed order as shown in table 5-1. Interrupt processing involves saving the flags, the return address, and setting CS:IP to point at the first instruction of the interrupt handler. If other interrupts remain enabled, they are processed before the first instruction of the current interrupt handler is executed. The last interrupt processed is therefore the first one serviced.

5.2.2 Interrupt Procedures

When an interrupt occurs in Real Address Mode, the iAPX 86 performs the following sequence of steps. First, the FLAGS register, as well as the old values of CS and IP, are pushed onto the stack (see figure 5-4). The IF and TF flag bits are cleared. The vector number is then used to read the address of the interrupt service routine from the interrupt table. Execution begins at this address.

Table 5-1. Interrupt Processing Order

| Order | nterrupt, whether intentionally (e.g., struction) or as an unanticipated c |
|----------|--|
| and, a | INT instruction or exception |
| 2. | Single step |
| 3. | he result of an event external IMA's |
| Jiv4.gid | Processor extension segment overrun |
| 5. | he currently executing prograMTMT |




Figure 5-4. Stack Structure After Interrupt
(Real Address Mode)

Thus, when control is passed to an interrupt either the DIV or IDIV instruction. The service routine, the return linkage is placed on the stack, interrupts are disabled, and single-step trace (if in effect) is turned off. The IRET instruction at the end of the interrupt service routine will reverse these steps before transferring control to the program that was interrupted.

An interrupt service routine may affect registers other than other IP, CS, and FLAGS. It is the responsibility of an interrupt routine to save additional context information before proceeding so that the state of the machine can be restored upon completion of the interrupt service routine (PUSHA and POPA instructions are intended for these operations). Finally, execution of the IRET instruction pops the old IP, CS, and FLAGS from the stack and resumes the execution of the interrupted program.

5.2.3 Reserved and Dedicated Interrupt

In general, the system designer is free to use almost any interrupt vectors for any given purpose. Some of the lowest-numbered vectors, however, are reserved by Intel for dedicated functions; their use is specifically implied by certain types of exceptions. None of the first 32 vectors should be defined by the user; these vectors are either invoked by pre-defined exceptions or reserved by Intel for future expansion. Table 5-2 shows the dedicated and reserved vectors of the iAPX 286 in Real Address Mode.

The purpose and function of the dedicated interrupt vectors may be summarized as follows (the saved value of CS:IP will include all leading prefixes): Iliv 41:20 to sulav

• Divide error (Interrupt 0). This exception will occur if the quotient is too large or an attempt is made to divide by zero using

saved CS:IP points at the first byte of the towner failing instruction. DX and AX are unchanged.

- Single-Step (Interrupt 1). This interrupt will occur after each instruction if the Trace Flag (TF) bit of the FLAGS register is set. Of course, TF is cleared upon entry to this or any other interrupt to prevent infinite recursion. The saved value of CS:IP will point to the next instruction.
- Nonmaskable (Interrupt 2). This interrupt will occur upon receipt of an external signal on the NMI pin. Typically, the nonmaskable interrupt is used to implement power-fail/auto-restart procedures. The saved value of CS:IP will point to the first byte of the interrupted instruction.
- Breakpoint (Interrupt 3). Execution of the one-byte breakpoint instruction causes this interrupt to occur. This instruction is useful for the implementation of software debuggers since it requires only one code byte and can be substituted for any instruction opcode byte. The saved value of CS:IP will point to the next Processor extension error interrumoressors
- INTO Detected Overflow (Interrupt 4). Execution of the INTO instruction will cause this interrupt to occur if the overflow bit (OF) of the FLAGS register is set. The saved value of CS:IP will point to the next instruction.
- BOUND Range Exceeded (Interrupt 5). Execution of the BOUND instruction will cause this interrupt to occur if the specified array index is found to be invalid with respect to the given array bounds. The saved value of CS:IP will point to the first byte of the BOUND instruction.

Table 5-2. Dedicated and Reserved Interrupt Vectors in Real Address Mode and Ward T

| d CS:IF points at the first byte of thing instruction. BX and AX are nanged. | | Post and Belated and and and and and and and and and an | Return Address Before Instruction Causing Exception? |
|--|-------------------------|---|--|
| Divide error exception (1918) (1918-9) | 500 | ill reverse thyiqis,viqs | pt service voutine v |
| Single step interruption iid (TT) gall a | T ₁ a | All | at was iA/Nrupted. |
| y to this or any other fourieful IMN | 2:0 | utine may affect regIA- | n intern A/N ervice ro |
| Breakpoint interrupt HEW GISO 10 | 3 | e, CS, and rLAGS. It an interrupt routinINb | |
| INTO detected overflow exception | tani 4 | t information before | ve additional conte |
| BOUND range exceeded exception | 5 | BOUND to notisique | |
| Invalid opcode exception | 6 | Any undefined opcode | structioney re inten |
| Processor extension not available exception | n y m The | IP, diw TIAW to SEE | |
| Interrupt table limit too small | 8 | LIDT | Yes |
| Processor extension segment overrun interrupt | this | ESCurreini beispiles | bus be Yes en 8.2 |
| Segment overrun exception | 13 | All memory reference instructions | general, the system most any interrupt |
| Reserved as The subsystem | 10-12, 14, 15 | reserved by Intel for | ctors, however, are |
| Processor extension error interrupt | 16 | ESC or WAIT 10 23 | plied byA/Mrtain typ |
| Reserved Overflow (Inteberses) | 17-31 | are either invoked by | the mst 32 vectors to user; these vectors |
| User defined to be this interrupt to be this | 32-255 | or reserved by Intel for able 5-2 shows the | e-defined exceptions iture expansion. T |

overflow bit (OF) of the FLA OS register is set. The saved value aldacilqqA toN = A\N

• Invalid Opcode (Interrupt 6). This exception will occur if execution of an invalid opcode is attempted. (In Real Address Mode, most of the Protected Virtual Address Mode instructions are classified as invalid and should not be used). This interrupt can also occur if the effective address given by certain

LES, and LIDT, specifies a register rather than a memory location. The saved value of CS:IP will point to the first byte of the invalid instruction or opcode.

dedicated and reserved vectors of the IAPX

286 in Real Address Mode.

• Processor Extension Not Available (Interrupt 7). Execution of the ESC instruction will cause this interrupt to

occur if the status bits of the MSW indicate that processor extension functions are to be emulated in software. Refer to section 3.10 for more details. The saved value of CS:IP will point to the first byte of the ESC or the WAIT instruction.

- Interrupt Table Limit Too Small (Interrupt 8). This interrupt will occur if the limit of the interrupt vector table was changed from 3FFH by the LIDT instruction. The saved value of CS:IP will point to the first byte of the instruction that caused the interrupt or that was ready to execute before an external interrupt occurred.
- Processor Extension Segment Overrun Interrupt (Interrupt 9). The interrupt will occur if a processor extension memory operand does not fit in a segment. The saved CS:IP will point at the first byte of the instruction that caused the interrupt.
- Segment Overrun Exception (Interrupt 13). This interrupt will occur if a memory operand does not fit in a segment. The saved CS:IP will point at the first byte of the instruction that caused the interrupt.
- Processor Extension Error (Interrupt 16). This interrupt occurs after the numeric instruction that caused the error. It can only occur while executing a subsequent WAIT or ESC. The saved value of CS:IP will point to the first byte of the ESC or the WAIT instruction. The address of the failed numeric instruction is saved in the NPX.

5.3 SYSTEM INITIALIZATION

The iAPX 286 provides an orderly way to start or restart an executing system. Upon receipt of the RESET signal, certain processor registers go into the determinate state shown in table 5-3.

Table 5-3. Processor State After RESET

| Register | Contents |
|----------|----------|
| FLAGS | 0002 |
| MSW | FFF0 |
| IP | FFF0 |
| CS | F000 |
| DS | 0000 |
| SS | 0000 |
| ES | 0000 |

Since the CS register contains F000 (thus specifying a code segment starting at physical address F0000) and the instruction pointer contains FFF0, the processor will execute its first instruction at physical address FFFF0H. The uppermost 16 bytes of physical memory are therefore reserved for initial startup logic. Ordinarily, this location contains an intersegment direct JMP instruction whose target is the actual beginning of a system initialization or restart program.

Some of the steps normally performed by a system initialization routine are as follows:

- Allocate a stack.
- Load programs and data from secondary storage into memory.
- Initialize external devices.
- Enable interrupts (i.e., set the IF bit of the FLAGS register). Set any other desired FLAGS bit as well.
- Set the appropriate MSW flags if a processor extension is present, or if processor extension functions are to be emulated by software.
- Set other registers, as appropriate, to the desired initial values.
- Execute. (Ordinarily, this last step is performed as an intersegment JMP to the main system program.)

indicate that processor extension functions are to be emulated in software. Refer to section 3.10 for more details. The saved value of CS:IP will point to the first byte of the ESC or the WAIT instruction.

- Interrupt Table Limit Too Small (Interrupt 8). This interrupt will occur if the limit of the interrupt vector table was changed from 3FFH by the LIDT instruction. The saved value of CS:IP will point to the first byte of the instruction that caused the interrupt or that was ready to execute before an external interrunt occurred.
- Processor Extension Segment Overrun Interrupt (Interrupt 9). The interrupt will occur if a processor extension memory operand does not fit in a segment. The saved CS:IP will point at the first byte of the interrupt.
- Segment Overrun Exception (Interrupt 13). This interrupt will occur if a memory operand does not fit in a segment. The saved CS:IP will point at the first byte of the instruction that caused the interrupt.
- Processor Extension Error (Interrupt 16).

 This interrupt occurs after the numeric instruction that caused the error. It can only occur while executing a subsequent WAIT or ESC. The saved value of CS:IP will point to the first byte of the ESC or the WAIT instruction. The address of the failed numeric instruction is saved in the

5.3 SYSTEM INITIALIZATION

The iAPX 286 provides an orderly way to start or restart an executing system. Upon receipt of the RESET signal, certain processor registers go into the determinate state shown in table 5-3.

| Register | Contents |
|----------|----------|
| | |
| | FFF0 |
| | FFF0 |
| cs | F000 |
| SG | |
| SS | 0000 |
| 83 | |

Since the CS register contains F000 (thus specifying a code segment starting at physical address F0000) and the instruction pointer contains FFFO, the processor will execute its first instruction at physical address FFFFOH. The uppermost 16 bytes of physical memory are therefore reserved for initial startup logic. Ordinarily, this location contains an intersegment direct JMP instruction whose target is the actual beginning of a system initialization or restart program.

Some of the steps normally performed by a system initialization routine are as follows:

- Allocate a stack.
- Load programs and data from secondary storage into memory.
 - e Initialize external devices.
- e Enable interrupts (i.e., set the IF bit of the FLAGS register). Set any other desired FLAGS bit as well.
- Set the appropriate MSW flags if a processor extension is present, or if processor extension functions are to be emulated by software.
- Set other regimers, as appropriate, to the desired initial values.
- Execute. (Ordinarily, this last step is performed as an intersegment JMP to the main system program.)

Memory Management And Virtual Addressing

6

Memory Management And Virtual Addressing

CHAPTER 6 MEMORY MANAGEMENT AND VIRTUAL ADDRESSING

In Protected Virtual Address Mode, the iAPX 286 provides an advanced architecture that retains substantial compatibility with the 8086 and other processors in the iAPX 86 family. In many respects, the baseline architecture of the processor remains constant regardless of the mode of operation. Application programmers continue to use the same set of instructions, addressing modes, and data types in Protected Mode as in Real Address Mode.

The major difference between the two modes of operation is that the Protected Mode provides system programmers with additional architectural features, supplementary to the baseline architecture, that can be used to good advantage in the design and implementation of advanced systems. Especially noteworthy are the mechanisms provided for memory management, protection, and multitasking.

This chapter focuses on the memory management mechanisms of Protected Mode: the concept of a virtual address and the process of virtual-to-physical address translation are described in detail in this chapter. Subsequent chapters deal with other key aspects of Protected Mode operation. Chapter 7 discusses the issue of protection and the integrated mechanisms that support a systemwide protection policy. Chapter 8 discusses the notion of a task and its central role in the iAPX 286 architecture. Chapters 9 through 11 discuss certain additional topics—interrupt handling, special instructions, system initialization, etc.—that complete the system programmer's view of iAPX 286 Protected Mode.

6.1 MEMORY MANAGEMENT OVERVIEW

A memory management scheme interposes a mapping operation between logical addresses

(i.e., addresses as they are viewed by programs) and physical addresses (i.e., actual addresses in real memory). Since the logical address spaces are independent of physical memory (dynamically relocatable), the mapping (the assignment of real address space to virtual address space) is transparent to software. This allows the program development tools (for static systems) or the system software (for reprogrammable systems) to control the allocation of space in real memory without regard to the specifics of individual programs.

Application programs may be translated and loaded independently since they deal strictly with virtual addresses. Any program can be relocated to use any available segments of physical memory.

The iAPX 286, when operated in Protected Mode, provides an efficient on-chip memory management architecture. Moreover, as described in Chapter 11, the iAPX 286 also supports the implementation of virtual memory systems—that is, systems that dynamically swap chunks of code and data between real memory and secondary storage devices (e.g., a disk) independent of and transparent to the executing application programs. Thus, a program-visible address is more aptly termed a virtual address rather than a logical address since it may actually refer to a location not currently present in real memory.

Memory management, then, consists of a mechanism for mapping the virtual addresses that are visible to the program onto the physical addresses of real memory. With the iAPX 286, segmentation is the key to virtual memory addressing. Virtual memory is parti-

which are the units of memory that are mapped into physical memory and swapped to and from secondary storage devices. Most of this chapter is devoted to a detailed discussion of the mapping and virtual memory mechanisms of the iAPX 286.

The concept of a task also plays a significant role in memory management since distinct memory mappings may be assigned to the different tasks in a multitask or multi-user environment. A complete discussion of tasks is deferred until Chapter 8, "Tasks and State Transition." For present purposes, it is sufficient to think of a task as an ongoing process, or execution path, that is dedicated to a particular function. In a multi-user timesharing environment, for example, the processing required to interact with a particular user may be considered as a single task, functionally independent of the other tasks (i.e., users) in the system.

6.2 VIRTUAL ADDRESSES

In Protected Mode, application programs deal exclusively with virtual addresses; programs have no access whatsoever to the actual physical addresses generated by the processor. As discussed in Chapter 2, an address is specified by a program in terms of two components: (1) a 16-bit effective address offset that determines the displacement, in bytes, of a location within a segment; and (2) a 16-bit segment selector that uniquely references a particular segment. Jointly, these two components constitute a complete 32-bit address (pointer data type), as shown in figure 6-1.

These 32-bit virtual addresses are manipulated by programs in exactly the same way as the two-component addresses of Real Address Mode. After a program loads the segment selector component of an address into a

to locations within the selected segment requires only a 16-bit offset be specified. Locality of reference will ordinarily insure that addresses can be specified very efficiently using only 16-bit offsets.

An important difference between Real Address Mode and Protected Mode, however, concerns the actual format and information content of segment selectors. In Real Address Mode, as with the 8086 and other processors in the iAPX 86 family, a 16-bit selector is merely the upper bits of a segment's physical base address. By contrast, segment selectors in Protected Mode follow an entirely different format, as illustrated by figure 6-2.

Two of the selector bits, designated as the RPL field in figure 6-2, are not actually involved in the selection and specification of segments; their use is discussed in Chapter 7.




Figure 6-1. 32-Bit Virtual Address




Figure 6-2. Format of the Segment Selector A

The remaining 14 bits of the selector component uniquely designate a particular segment. The virtual address space of a program, therefore, may encompass as many as $16,384(2^{14})$ distinct segments. Segments themselves are of variable size, ranging from as small as a single byte to as large as $64K(2^{16})$ bytes. Thus, a program's virtual address space may contain, altogether, up to a full gigabyte $(2^{30} = 2^{14} \times 2^{16})$ of individually addressable byte locations.

The entirety of a program's virtual address space is further subdivided into two separate halves, as distinguished by the TI ("table indicator") bit in the virtual address. These two halves are the global address space and the local address space.

The global address space is used for systemwide data and procedures including operating system software, library routines, runtime language support and other commonly shared system services. (To application programs, the operating system appears to be a set of service routines that are accessible to all tasks.) Global space is shared by all tasks to avoid unnecessary replication of system service routines and to facilitate shared data and interrupt handling. Global address space is defined by addresses with a zero in the TI bit position; it is identically mapped for all tasks in the system.

The other half of the virtual address space—comprising those addresses with the TI bit set—is separately mapped for each task in the system. Because such an address space is local to the task for which it is defined, it is referred to as a local address space. In general, code and data segments within a task's local address space are private to that particular task or user. Figure 6-3 illustrates the task isolation made possible by partitioning the virtual address spaces into local and global regions.




Figure 6-3. Address Spaces and Task Isolation

Within each of the two regions addressable by a program—either the global address space or a particular local address space—as many as 8,192 (213) distinct segments may be defined. The INDEX field of the segment selector allows for a unique specification of each of these segments. This 13-bit quantity acts as an index into a memory-resident table, called a descriptor table, that records the mapping between segment address and the physical locations allocated to each distinct segment. (These descriptor tables, and their role in virtual-to-physical address translation, are described in the sections that follow.)

In summary, a Protected Mode virtual address is a 32-bit pointer to a particular byte location within a one-gigabyte virtual address space. Each such pointer consists of a 16-bit selector component and a 16-bit offset component. The selector component, in turn, comprises a 13-bit table index, a 1-bit table indicator (local versus global), and a 2-bit RPL field; all but this last field serve to select a particular segment from among the 16K segments in a task's virtual address space. The offset component of a full pointer is an unsigned 16-bit integer that specifies the desired byte location within the selected segment.

6.3 DESCRIPTOR TABLES

A descriptor table is a memory-resident table either defined by program development tools in a static system or controlled by operating system software in systems that are reprogrammable. The descriptor table contents govern the interpretation of virtual addresses. Whenever the iAPX 286 decodes a virtual address, translating a full 32-bit pointer into a corresponding 24-bit physical address, it implicitly references one of these tables.

Within a Protected Mode system, there are ordinarily several descriptor tables resident in

memory. One of these is the global descriptor table (GDT); this table provides a complete description of the global address space. In addition, there may be one or more local descriptor tables (LDTs), each describing the local address space of one or more tasks.

For each task in the system, a pair of descriptor tables—consisting of the GDT (shared by all tasks) and a particular LDT (private to the task or to a group of closely related tasks)-provides a complete description of that task's virtual address space. The protection mechanism described in Chapter 7, "Protection," ensures that a task is granted access only to its own virtual address space. In the simplest of system configurations, tasks can reside entirely within the GDT without the use of local descriptor tables. This will simplify system software by only requiring maintenance of one table (the GDT) at the expense of no isolation between tasks. The point is: the iAPX 286 memory management scheme is flexible enough to accommodate a variety of implementations and does not require use of all possible facilities when implementing a system.

The descriptor tables consist of a sequence of 8-byte entries called descriptors. A descriptor table may contain from 1 to 8192 entries.

Within a descriptor table, two main classes of descriptors are recognized by the iAPX 286 architecture. The most important of these, from the standpoint of memory management, are called segment descriptors; these determine the set of segments that are included within a given address space. The other class of special-purpose control descriptors—such as call gates and task descriptors—are provided to implement protection (described in succeeding chapters) and special system data segments.

Figure 6-4 shows the format of a segment descriptor. Note that it provides information about the physical-memory base address and size of a segment, as well as certain access information. If a particular segment is to be included within a virtual address space, then a segment descriptor that describes that segment must be included within the appropriate descriptor table. Thus, within the GDT, there are segment descriptors for all of the segments that comprise a system's global address space. Similarly, within a task's LDT, there must be a descriptor for each of the segments that are to be included in that task's local address space.

Each local descriptor table is itself a special system segment, recognizable as such by the iAPX 286 architecture and described by a specific type of segment descriptor (see figure 6-5). Because there is only a single GDT segment, it is not defined by a segment descriptor. Its base and size information is maintained in a dedicated register, GDTR, as described below (section 6.6.2).

Similarly, there is another dedicated register within the iAPX 286, LDTR, that records the base and size of the current LDT segment (i.e., the LDT associated with the currently executing task). The LDTR register state, however, is volatile: its contents are automatically altered whenever a task switch is made from one task to another. An alternate specification independent of changeable register contents must therefore exist for each LDT in the system. This independent specification is accomplished by means of special system segment descriptors known as descriptor table descriptors or LDT descriptors.

Figure 6-5 shows the format of a descriptor table descriptor. (Note that it is distinguished from an ordinary segment descriptor by the contents of certain bits in the access byte.)

This special type of descriptor is used to specify the physical base address and size of a local descriptor table that defines the virtual address space and address mapping for an individual user or task (figure 6-6).




Figure 6-4. Segment Descriptor




Figure 6-5. System Control and Special System
Segment Descriptors




Figure 6-6. LDT Descriptor

Each LDT segment in a system must lie within that system's global address space. Thus, all of the descriptor table descriptors must be included among the entries in the global descriptor table (the GDT) of a system. In fact, these special descriptors may appear only in the GDT. Reference to an LDT descriptor within an LDT will cause a protection violation. Even though they are in the global address space available to all tasks, the descriptor table descriptors are protected from corruption within the GDT since they are special system segments and can only be accessed for loading into the LDTR register.

6.4 VIRTUAL-TO-PHYSICAL ADDRESS TRANSLATION

The translation of a full 32-bit virtual address pointer into a real 24-bit physical address is shown by figure 6-7. When the segment's base address is determined as a result of the mapping process, the offset value is added to the result to obtain the physical address.

The actual mapping is performed on the selector component of the virtual address. The 16-bit segment selector is mapped to a 24-bit segment base address via a segment descriptor maintained in one of the descriptor tables.




Figure 6-7. Virtual-to-Physical Address Translation

The TI bit in the segment selector (see figure 6-2) determines which of two descriptor tables, either the GDT or the current LDT, is to be chosen for memory mapping. In either case, using the GDTR or LDTR register, the processor can readily determine the physical base address of the memory-resident table.

The INDEX field in the segment selector specifies a particular descriptor entry within the chosen table. The processor simply multiplies this index value by 8 (the length of a descriptor), and adds the result to the base address of the descriptor table in order to access the appropriate segment descriptor in the table.

Finally, the segment descriptor contains the physical base address of the target segment, as well as size (limit) and access information. The processor sums the 24-bit segment base and the specified 16-bit offset to generate the resulting 24-bit physical address.

6.5 SEGMENTS AND SEGMENT TO BE DESCRIPTORS

Segments are the basic units of iAPX 286 memory management. In contrast to schemes based on fixed-size pages, segmentation allows for a very efficient implementation of software: variable-length segments can be tailored to the exact requirements of an application. Segmentation, moreover, is consistent with the way a programmer naturally deals with his virtual address space: programmers are encouraged to divide code and data into clearly defined modules and structures which are manipulated as consistent entities. This reduces (minimizes) the potential for virtual memory thrashing. Segmentation also eliminates the restrictions on data structures that span a page (e.g., a word that crosses page boundaries).

Each segment within an iAPX 286 system is defined by an associated segment descriptor, which may appear in one or more descriptor tables. Its inclusion within a descriptor table represents the presence of its associated segment within the virtual address space defined by that table. Conversely, its ommission from a descriptor table means that the segment is absent from the corresponding address space.

As shown previously in figure 6-4, an 8-byte segment descriptor encodes the following information about a particular segment:

• Size. This 16-bit field, comprising the first two bytes of a segment descriptor, specifies an unsigned integer as the size, in bytes (from 1 byte to 64K bytes), of the segment.

Unlike segments in the 8086 (or the iAPX 286 in Real Address Mode)—which are never explicitly limited to less than a full 64K bytes—Protected Mode segments are always assigned a specific size value. In

conjunction with the protection features described in Chapter 7, this assigned size allows the enforcement of a very desirable and natural rule: inadvertent accesses to locations beyond a segment's actual boundaries are prohibited.

- Base. This 24-bit field, comprising bytes 2 through 4 of a segment descriptor, specifies the physical base address of the segment; it thus defines the actual location of the segment within the 16-megabyte real memory space. The base may be any byte address within the 16-megabyte real memory space.
- Access. This 8-bit field comprises byte 5 of a segment descriptor. This access byte specifies a variety of additional information about a segment, particularly in regard to the protection features of the iAPX 286. For example, code segments are distinguished from data segments; and certain special access restrictions (such as Execute-Only or Read-Only) may be defined for segments of each type.

Figure 6-8 shows the access byte format for both code and data segment descriptors. Detailed discussion of the protection related fields within an access byte (Conforming, Execute-Only, Descriptor Privilege Level, Expand Down, and Write-Permitted), and their use in implementing protection policies, is deferred to Chapter 7. The two fields Accessed and Present are used for virtual memory implementations.

6.6 MEMORY MANAGEMENT REGISTERS

The Protected Virtual Address Mode features of the iAPX 286 operate at high performance due to extensions to the basic iAPX 86 register set. Figure 6-9 illustrates that portion of the extended register structure that pertains to memory management. (For a complete summary of all Protected Mode registers, refer to section 10.1).




Figure 6-8. Segment Descriptor Access Bytes




Figure 6-9. Memory Management Registers

6.6.1 Segment Address Translation Registers

Figure 6-9 shows the segment registers CS,DS,ES, and SS. In contrast to their usual representation, however, these registers are now depicted as 64-bit registers, each with "visible" and "hidden" components.

The visible portions of these segment address translation registers are manipulated by programs exactly as if they were simply the 16-bit segment registers of Real Address Mode. By loading a segment selector into one of these registers, the program makes the associated segment one of its four currently addressable segments.

The operations that load these registers—or, more exactly, those that load the visible portion of these registers—are normal program instructions. These instructions may be divided into two categories:

- 1. Direct load instructions. These instructions (such as LDS, LES, MOV, POP, etc.) explicitly reference the SS, DS, or ES segment registers as the destination operand.
- 2. Implied load instructions. These instructions (such as CALL and JMP) implicitly reference the CS code segment register; as a result of these operations, the contents of CS are altered.

visible part of the segment register with a 16-bit selector (i.e., the high-order word of a virtual address pointer). Whenever this is done, the processor automatically references the appropriate descriptor table and loads the hidden part of the segment register with a corresponding 48-bit descriptor.

The correspondence between selectors and descriptors has already been described. Remember that the selector's TI bit indicates one of the two descriptor tables, either the LDT or the GDT. Within the indicated table, a particular entry is chosen by the selector's 13-bit INDEX field. This index, scaled by a

ractor of 8, represents the relative displacement of the chosen table entry (a descriptor).

Thus, so long as a particular selector value is valid (i.e., it points to a valid segment descriptor within the bounds of the descriptor table), it can be readily associated with an 8-byte descriptor. When a selector value is loaded into the visible part of a segment register, the iAPX 286 automatically loads 6 bytes of the associated descriptor into the hidden part of the register. These 6 bytes, therefore, contain the size, base, and access type of the selected segment. Figure 6-10 illustrates this transparent process of descriptor loading.




Figure 6-10. Descriptor Loading

In effect, the hidden descriptor fields of the segment registers function as the memory management cache of the iAPX 286. All the information required to address the current working set of segments—that is, the base address, size, and access rights of the currently addressable segments—is stored in this memory cache. Unlike the probabilistic caches of other architectures, however, the iAPX 286 cache is completely deterministic: the caching of descriptors is explicitly controlled by the program.

Most memory references do not require the translation of a full 32-bit virtual address, or long pointer. Operands that are located within one of the currently addressable segments, as determined by the four segment registers, can be referenced very efficiently by means of a short pointer, which is simply a 16-bit offset.

In fact, most iAPX 286 instructions reference memory locations in precisely this way, specifying only a 16-bit offset with respect to one of the currently addressable segments. The choice of segments (CS, DS, ES, or SS) is either implicit within the instruction itself, or explicitly specified by means of a segment-override prefix (as described in Chapter 2).

Thus, in most cases, virtual-to-physical address translation is actually performed in two separate steps. First, when a program loads a new value into a segment register, the processor immediately performs a mapping operation; the physical base address of the selected segment (as well as certain additional information) is automatically loaded into the hidden portion of the register. The internal cache registers (virtual address translation hardware) are therefore dynamically shared among the 16K different segments potentially addressable within the user's virtual address space. No software overhead (either system or application) is required to perform this operation.

Subsequently, as the program utilizes a short pointer to reference a location within a segment, the processor generates a 24-bit physical address simply by adding the specified offset value to the previously cached segment base address. By encouraging the use of short pointers in this way, rather than requiring a full 32-bit virtual address for every memory reference, the iAPX 286 provides a very efficient on-chip mechanism for address translation, with minimum overhead for references to memory-based tables or the need for external address-translation devices.

6.6.2 System Address Registers

The Global Descriptor Table Register (GDTR) is a dedicated 40-bit (5 byte) register used to record the base and size of a system's global descriptor table (GDT). Thus, two of these bytes define the size of the GDT, and three bytes define its base address.

In figure 6-9, the contents of the GDTR are referred to as a "hidden descriptor." The term "descriptor" here emphasizes the analogy with the segment descriptors ordinarily found in descriptor tables. Just as these descriptors specify the base and size (limit) of ordinary segments, the GDTR register specifies these same parameters for that segment of memory serving as the system GDT. The limit prevents accesses to descriptors in the GDT from accessing beyond the end of the GDT and thus provides address space isolation at the system level as well as at the task level.

The register contents are "hidden" only in the sense that they are not accessible by means of ordinary instructions. Instead, the dedicated protected instructions LGDT and SGDT are reserved for loading and storing, respectively, the contents of the GDTR at Protected Mode initialization (refer to section 10.2 for details). Subsequent alteration of the GDT base and size values is not recommended but is a system option at the most

privileged level of software (see section 7.3 for a discussion of privilege levels).

The Local Descriptor Table Register (LDTR) is a dedicated 40-bit register that contains, at any given moment, the base and size of the local descriptor table (LDT) associated with the currently executing task. Unlike GDTR, the LDTR register contains both a "visible" and a "hidden" component. Only the visible component is accessible, while the hidden component remains truly inaccessible even to dedicated instructions.

The visible component of the LDTR is a 16-bit "selector" field. The format of these 16 bits corresponds exactly to that of a segment selector in a virtual address pointer. Thus, it contains a 13-bit INDEX field, a 1bit TI field, and a 2-bit RPL field. The TI "table indicator" bit must be zero, indicating a reference to the GDT (i.e., to global address space). The INDEX field consequently provides an index to a particular entry within the GDT. This entry, in turn, must be an LDT descriptor (or descriptor table descriptor), as defined in the previous section. In this way, the visible "selector" field of the LDTR, by selecting an LDT descriptor, uniquely designates a particular LDT in the system.

The dedicated, protected instructions LLDT and SLDT are reserved for loading and storing, respectively, the visible selector component of the LDTR register (refer to section 10.2 for details). Whenever a new value is loaded into the visible "selector" portion of LDTR, an LDT descriptor will

have been uniquely chosen (assuming, of course, that the "selector" value is valid). In this case, the iAPX 286 automatically loads the hidden "descriptor" portion of LDTR with five bytes from the chosen LDT descriptor. Thus, size and base information about a particular LDT, as recorded in a memory-resident global descriptor table entry, is cached in the LDTR register.

New values may be loaded into the visible portion of the LDTR (and, thus, into the hidden portion as well) in either of two ways. The LLDT instruction, during system initialization, is used explicitly to set an initial value for the LDTR register; in this way, a local address space is provided for the first task in a multitasking environment. After system startup, explicit changes are not required since operations that automatically invoke a task switch (described in section 8.4) appropriately manage the LDTR.

At all times, the LDTR register thus records the physical base address (and size) of the current task's LDT; the descriptor table required for mapping the current local address space, therefore, is immediately accessible to the processor. Moreover, since GDTR always maintains the base address of the GDT, the table that maps the global address space is similarly accessible. The two system address registers, GDTR and LDTR, act as a special processor cache, maintaining current information about the two descriptor tables required, at any given time, for addressing the entire current virtual address space.

sache registers (virtual address translation nardware) are therefore dynamically shared among the 16K different segments potenially addressable within the user's virtual iddress space. No software overhead (either bystem or application) is required to perform this operation.



CHAPTER 7 Supports multiple concurrent users, iNOITCTION: segments whose contents are

7.1 INTRODUCTION TO Blab A elubom to

In most microprocessor based products, the product's availability, quality, and reliability are determined by the software it contains. Software is often the key to a product's success. Protection is a tool used to shorten software development time, and improve software quality and reliability.

Program testing is an important step in developing software. A system with protection will detect software errors more quickly and accurately than a system without protection. Eliminating errors via protection reduces the development time for a product.

Testing software is difficult. Many errors occur only under complex circumstances which are difficult to anticipate. The result is that products are shipped with undetected errors. When such errors occur, products appear unreliable. The impact of a software error is multiplied if it introduces errors in other bug-free programs. Thus, the total system reliability reduces to that of the least reliable program running at any given time.

Protection improves the reliability of an entire system by preventing software errors in one program from affecting other programs. Protection can keep the system running even when some user program attempts an invalid or prohibited operation.

Hardware protection performs run-time checks in parallel with the execution of the program. But, hardware protection has traditionally resulted in a design that is more expensive and slower than a system without protection. However, the iAPX 286 provides hardware-enforced protection without the performance or cost penalties normally associated with protection.

The protected mode iAPX 286 implements extensive protection by integrating these functions on-chip. The iAPX 286 protection is more comprehensive and flexible than comparable solutions. It can locate and isolate a large number of program errors and prevent the propagation of such errors to other tasks or programs. The protection of the total system detects and isolates bugs both during development and installed usage.

The remaining sections of this chapter explain the protection model implemented in the iAPX 286.

7.1.1 Types of Protection

Protection in the iAPX 286 has three basic aspects:

- 1. Isolation of system software from user applications.
- 2. Isolation of users from each other (Intertask protection).
- 3. Data-type checking.

The iAPX 286 provides a four-level, ringed-type, increasingly-privileged protection mechanism to isolate applications software from various layers of system software. This is a major improvement and extension over the simpler two-level user/supervisor mechanism found in many systems. Software modules in a supervisor level are protected from modules in the application level and from software in less privileged supervisor levels.

Restricting the addressability of a software module enables an operating system to control system resources and priorities. This is especially important in an environment that supports multiple concurrent users. Multiuser, multi-tasking, and distributed processing systems require this complete control of system resources for efficient, reliable operation.

The second aspect of protection is isolating users from each other. Without such isolation an error in one user program could affect the operation of another error-free user program. Such subtle interactions are difficult to diagnose and repair. The reliability of applications programs is greatly enhanced by such isolation of users.

Within a system or application level program, the iAPX 286 will ensure that all code and data segments are properly used (e.g., data cannot be executed, programs cannot be modified, and offset must be within defined limits, etc.). Such checks are performed on every memory access to provide full run-time error checking.

7.1.2 Protection Implementation

The protection hardware of the iAPX 286 establishes constraints on memory and instruction usage. The number of possible interactions between instructions, memory, and I/O devices is practically unlimited. Out of this very large field the protection mechanism limits interactions to a controlled, understandable subset. Within this subset fall the list of "correct" operations. Any operation that does not fall into this subset is not allowed by the protection mechanism and is signalled as a protection violation.

To understand protection on the iAPX 286, you must begin with its basic parts: segments and tasks. iAPX 286 segments are the smallest region of memory which have unique protection attributes. Modular programming automatically produces separate regions of

memory (segments) whose contents are treated as a whole. Segments reflect the natural construction of a program, e.g., code for module A, data for module A, stack for the task, etc. All parts of the segment are treated in the same way by the iAPX 286. Logically separate regions of memory should be in separate segments.

The memory segmentation model (see figure 7-1) of the iAPX 286 was designed to optimally execute code for software composed of independent modules. Modular programs are easier to construct and maintain. Compared to monolithic software systems, modular software systems have enhanced capabilities, and are typically easier to develop and test for proper operation.

Each segment in the system is defined by a memory-resident descriptor. The protection hardware prevents accesses outside the data areas and attempts to modify instructions, etc., as defined by the descriptors. Segmentation on the iAPX 286 allows protection hardware to be integrated into the CPU for full data access control without any performance impact.

The segmented memory architecture of the iAPX 286 provides unique capabilities for regulating the transfer of control between programs.

Programs are given direct but controlled access to other procedures and modules. This capability is the heart of isolating application and system programs. Since this access is provided and controlled directly by the iAPX 286 hardware, there is no performance penalty. A system designer can take advantage of the iAPX 286 access control to design high-performance modular systems with a high degree of confidence in the integrity of the system.




Figure 7-1. Addressing Segments of a Module within a Task

Access control between programs and the operating system is implemented via address space separation and a privilege mechanism. The address space control separates applications programs from each other while the privilege mechanism isolates system software from applications software. The privilege mechanism grants different capabilities to programs to access code, data, and I/O resources based on the associated protection level. Trusted software that controls the whole system is typically placed at the most privileged level. Ordinary application software does not have to deal with these control

mechanisms. They come into play only when there is a transfer of control between tasks, or if the Operating System routines have to be invoked.

The protection features of multiple privilege levels extend to ensuring reliable I/O control. However, for a system designer to enable only one specific level to do I/O would excessively constrain subsequent extensions or application development. Instead, the iAPX 286 permits each task to be assigned a separate minimum level where I/O is allowed. I/O privilege is discussed in section 10.3.

and programs. Programs (e.g., instructions in code segments) are static and consist of a fixed set of code and data segments each with an associated privilege level. The privilege assigned to a program determines what the program may do when executed by a task. Privilege is assigned to a program when the system is built or when the program is loaded.

Tasks are dynamic; they execute one or more programs. Task privilege changes with time according to the privilege level of the program being executed. Each task has a unique set of attributes that define it, e.g., address space, register values, stack, data, etc. A task may execute a program if that program appears in the task's address space. The rules of protection control determine when a program may be executed by a task, and once executed, determine what the program may do.


7.2 MEMORY MANAGEMENT AND **PROTECTION**

The protection hardware of the iAPX 286 is related to the memory management hardware.

segments, they are stored along with the memory management information in the segment descriptor. The protection information is specified when the segment is created. In addition to privilege levels, the descriptor defines the segment type (e.g., Code segment, Data segment, etc.). Descriptors may be created either by program development tools or by a loader in a dynamically loaded reprogrammable environment.

The protection control information consists of a segment type, its privilege level, and size. These are fields in the access byte of the segment descriptor (see figure 7-2). This information is saved on-chip in the programmer invisible section of the segment register for fast access during execution. These entries are changed only when a segment register is loaded. The protection data is used at two times: upon loading a segment register and upon each reference to the selected segment.

The hardware performs several checks while loading a segment register. These checks



enforce the protection rules before any memory reference is generated. The hardware verifies that the selected segment is valid (is identified by a descriptor, is in memory, and is accessible from the privilege level in which the program is executing) and that the type is consistent with the target segment register. For example, you cannot load a read-only segment descriptor into SS because the stack must always be writable.

Each reference into the segment defined by a segment register is checked by the hardware to verify that it is within the defined limits of the segment and is of the proper type. For example, a code segment or read-only data segment cannot be written. All these checks are made before the memory cycle is started; any violation will prevent that cycle from starting and cause an exception to occur. Since the checks are performed concurrently with address formation, there is no performance penalty.

By controlling the access rights and privilege attributes of segments, the system designer can assure a program will not change its code or over write data belonging to another task. Such assurances are vital to maintaining system integrity in the face of error-prone programs.

7.2.1 Separation of Address Spaces

As described in Chapter 6, each task can address up to a gigabyte (2¹⁴-1 segments of up to 65536 bytes each) of virtual memory defined by the task's LDT (Local Descriptor Table) and the system GDT. Up to one-half gigabyte (2¹³-1 segments of up to 65536 bytes each) of the task's address space is defined by the LDT and represents the task's private address space. The remaining virtual address space is defined by the GDT and is common to all tasks in the system.

Each descriptor table is itself a special kind of segment recognized by the iAPX 286 architecture. These tables are defined by descriptors in the GDT (Global Descriptor Table). The CPU has a set of base and limit registers that point to the GDT and the LDT of the currently running task. The descriptor table registers are loaded by a task switch operation.

An active task can only load selectors that reference segments defined by descriptors in either the GDT or its private LDT. Since a task cannot reference descriptors in other LDTs, and no descriptors in its LDT refer to data or code belonging to other tasks, it cannot gain access to another tasks' private code and data (see figure 7-3).

Since the GDT contains information that is accessible by all users (e.g., library routines, common data, Operating System services, etc.), the iAPX 286 uses privilege levels and special descriptor types to control access (see section 7.2.2). Privilege levels protect more trusted data and code (in GDT and LDT) from less trusted access (WITHIN a task), while the private virtual address spaces defined by unique LDTs provide protection BETWEEN tasks (see figure 7-4).

7.2.2 LDT and GDT Access Checks

All descriptor tables have a limit used by the protection hardware to ensure address space separation of tasks. Each task's LDT can be a different size as defined by its descriptor in the GDT. The GDT may also contain less than 8091 descriptors as defined by the GDT limit value. The descriptor table limit identifies the last valid byte of the last descriptor in that table. Since each descriptor is eight bytes long, the limit value is N×8-1 for N descriptors.

Any attempt by a program to load a segment register, local descriptor table register (LDTR), or task register (TR) with a selector that refers to a descriptor outside the corresponding limit causes an exception with an error code identifying the invalid selector used (see figure 7-5).

Not all descriptor entries in the GDT or LDT need contain a valid descriptor. There can be

holes, or "empty" descriptors, in the LDT and GDT. "Empty" descriptors allow dynamic allocation and deletion of segments or other system objects without changing the size of the GDT or LDT. Any descriptor with an access byte equal to zero is considered empty. Any attempt to load a segment register with a selector that refers to an empty descriptor will cause an exception with an error code identifying the invalid selection.




Figure 7-3. iAPX 286 Virtual Address Space





Figure 7-4. Local and Global Descriptor Table Definition



bollad at level hogoliving uson Figure 7-5. Error Code Format (on the Stack) alondo rimil bus at figure 2-50.

After checking that a selector reference is within the bounds of a descriptor table and refers to a non-empty descriptor, the type of segment defined by the descriptor is checked against the destination register. Since each segment register has predefined functions, each must refer to certain types of segments (see section 7.4.1). An attempt to load a segment register in violation of the protection rules causes an exception.

The "null" selector is a special type of segment selector. It has an index field of all zeros and a table indicator of 0. The null selector appears to refer to GDT descriptor entry #0. This selector value may be used as a place holder in the DS or ES segment registers; it may be loaded into them without causing an exception. However, any attempt to use the null segment registers to reference memory will cause an exception and prevent any memory cycle from occurring.

7.3 PRIVILEGE LEVELS AND PROTECTION

As explained in section 6.2, each task has its own separate virtual address space defined by its LDT. All tasks share a common address space defined by the GDT. The system software then has direct access to task data and can treat all pointers in the same way.

Protection is required to prevent programs from improperly using code or data that belongs to the operating system. The four privilege levels of the iAPX 286 provide the isolation needed between the various layers of the system. The iAPX 286 privilege levels are numbered from 0 to 3, where 0 is the most trusted level, 3 the least.

Privilege level is a protection attribute assigned to all segments. It determines which procedures can access the segment. Like access rights and limit checks, privilege checks

and thus protects both data and code segments.

Privilege on the iAPX 286 is hierarchical. Operating system code and data segments placed at the most privileged level (0) cannot be accessed directly by programs at other privilege levels. Programs at privilege level 0 may access data at all other levels. Programs at privilege levels 1-3 may only access data at the same or less trusted (numerically greater) privilege levels. Figure 7-6 illustrates the privilege level protection of code or data within tasks.

In figure 7-6, programs can access data at the same or outer level, but not at inner levels. Code and data segments placed at level 1 cannot be accessed by programs executing at levels 2 or 3. Programs at privilege level 0 can access data at level 1 in the course of providing service to that level. iAPX 286 provides mechanisms for inter-level transfer of control when needed (see section 7.5).

The four privilege levels of the iAPX 286 are an extension of the typical two-level user/supervisor privilege mechanism. Like user mode, application programs in the outer level are not permitted direct access to data belonging to more privileged system services (supervisor mode). The iAPX 286 adds two more privilege levels to provide protection for different layers of system software (system services, I/O drivers, etc.).

7.3.1 Example of Using Four Privilege Levels

Two extra privilege levels allow development of more reliable, and flexible system software. This is achieved by dividing the system into small, independent units. Figure 7-6 shows an example of the usage of different protection levels. Here, the most privileged level is called




Figure 7-6. Code and Data Segments Assigned to a Privilege Level 1982 at 2001 1982

the kernel. This software would provide basic, application-independent, CPU-oriented services to all tasks. Such services include memory management, task isolation, multitasking, inter-task communication, and I/O resource control. Since the kernel is only concerned with simple functions and cannot be affected by software at other privilege levels, it can be kept small, safe, and understandable.

Privilege level one is designated system services. This software provides high-level functions like file access scheduling, character I/O, data communications, and resource allocation policy which are commonly expected in all systems. Such software

remains isolated from applications programs and relies on the services of the kernel, yet cannot affect the integrity of level 0.

Privilege level 2 is the custom operating system extensions level. It allows standard system software to be customized. Such customizing can be kept isolated from errors in applications programs, yet cannot affect the basic integrity of the system software. Examples of customized software are the data base manager, logical file access services, etc.

This is just one example of protection mechanism usage. Levels 1 and 2 may be used in many different ways. The usage (or non-usage) is up to the system designer.

Programs at each privilege level are isolated from programs at outer layers, yet cannot affect programs in inner layers. Programs written for each privilege level can be smaller, easier to develop, and easier to maintain than a monolithic system where all system software can affect all other system software.

7.3.2 Privilege Usage

Privilege applies to tasks and three types of descriptors:

- 1. Main memory segments
- 2. Gates (control descriptors for state or task transitions, discussed in sections 7.5.1, 7.5.3, 8.3, 8.4 and 9.2)
- 3. Task state segments (discussed in Chapter 8).

Task privilege is a dynamic value. It is derived from the code segment currently being executed. Task privilege can change only when a control transfers to a different code segment.

Descriptor privilege, including code segment privilege, is assigned when the descriptor (and any associated segment) is created. The system designer assigns privilege directly when the system is constructed with the system builder (see the *iAPX 286 Builder User's Guide*) or indirectly via a loader.

Each task operates at only one privilege level at any given moment: namely that of the code segment being executed. (The conforming segments discussed in section 11.2 permit some flexibility in this regard.) However, as figure 7-5 indicates, the task may contain segments at one, two, three, or four levels, all of which are to be used at appropriate times. The privilege level of the task, then, changes under the carefully enforced rules for transfer of control from one code segment to another.

The descriptor privilege attribute is stored in the access byte of a descriptor and is called the Descriptor Privilege Level (DPL). Task privilege is called the Current Privilege Level (CPL). The least significant two bits of the CS register specify the CPL.

A few general rules of privilege can be stated before the detailed discussions of later sections. Data access is restricted to those segments whose privilege level is the same or less privileged (numerically greater) than the current privilege level (CPL). Direct code access, e.g., via call or jump, is restricted to code segments of equal privilege. A gate (section 7.5.1) is required for access to code at more privileged levels.

7.4 SEGMENT DESCRIPTOR

Although the format of access control information, discussed below, is similar for both data and code segment descriptors, the rules for accessing data segments differ from those for transferring control to code segments. Data segments are meant to be accessible from many privilege levels, e.g., from other programs at the same level or from deep within the operating system. The main restriction is that they cannot be accessed by less privileged code.

Code segments, on the other hand, are meant to be executed at a single privilege level. Transfers of control that cross privilege boundaries are tightly restricted, requiring the use of gates. Control transfers within a privilege level can also use gates, but they are not required. Control transfers are discussed in section 7.5.

Protection checks are automatically invoked at several points in selecting and using new segments. The process of addressing memory begins when the currently executing program attempts to load a selector into one of the segment registers. As discussed in Chapter 6, the selector has the form shown in figure 7-7.

When a new selector is loaded into a segment register, the processor accesses the associated descriptor to perform the necessary loading and privilege checks.

The protection mechanism verifies that the selector points to a valid descriptor type for the segment register (see section 7.4.1). After

verifying the descriptor type, the CPU compares the privilege level of the task (CPL) to the privilege level in the descriptor (DPL) before loading the descriptor's information into the cache.

The general format of the eight bits in the segment descriptor's access rights byte is shown in table 7-1.




Figure 7-7. Selector Fields

Table 7-1. Segment Access Rights Byte Format

| Bit | Name | Description | | |
|--------------------|--------------------|---|----|--|
| 7 | Present | 1 means Present and addressable in real memory; 0 means not present. See section 11.3. | | |
| 6,5 | DPL | 2-bit Descriptor Privilege Level, 0 to 3. | | |
| 4 | Segment | 1 means Segment descriptor; 0 means control descriptor. | | |
| 3 | Executable equ | nt=1, the remaining bits have the following meaning 1 means code, 0 means data. | | |
| 3 | Executable C or ED | 1 means code, 0 means data. If code, Conforming: 1 means yes, 0 no. | | |
| ute-Read Segmen | ute Only Exet | If data, Expand Down: 1 yes, 0 no—normal ca | | |
| 1 seY | R or W | If code, Readable: 1 means readable, 0 not. If data, Writable: 1 means writable, 0 not. | ea | |
| | | 1 if segment descriptor has been Accessed, 0 | | |

NOTE: When the Segment bit (bit 4) is 0, the descriptor is for a gate, a task state segment, or a Local Descriptor Table, and the meanings of bits 0 through 3 change. Control transfers and descriptors are discussed in section 7.5.

For example, the access rights byte for a data and code segment present in real memory but not yet accessed (at the same privilege level) are shown in figure 7-8.

Whenever a segment descriptor is loaded into a segment register, the accessed bit in the descriptor table is set to 1. This bit is useful for determining the usage profile of the segment.

NOTE

The Intel reserved bytes in the segment descriptor must be set to 0 for compatibility with *iAPX 386*.

7.4.1 Data Accesses

Data may be accessed in data segments or readable code segments. When DS or ES is loaded with a new selector, e.g., by an LDS, LES, or MOV to ES, SS, or DS instruction,

the bits in the access byte are checked to verify legitimate descriptor type and access (see table 7-2). If any test fails, an error code is pushed onto the stack identifying the selector involved (see figure 7-5 for the error code format).

A privilege check is made when the segment register is loaded. In general, a data segment's DPL must be numerically greater than or equal to the CPL. The DPL of a descriptor loaded into the SS must equal the CPL. Conforming (readable) code segments are an exception to privilege checking rules.

Once the segment descriptor and selector are loaded, the offset of subsequent accesses within the segment are checked against the limit given in the segment descriptor. Violating the segment size limit causes a General Protection exception with an error code of 0.




Figure 7-8. Access Byte Example

Table 7-2. Allowed Segment Types in Segment Registers

| | .stab ansem 0 Allowed Segment Types eldstucex3 | | | |
|-------------------------|--|----------------------------|------------------------------|------------------------------|
| Segment Register | Read Only Data Segment | Read-Write Data Segment | Execute Only Code Segment | Execute-Read Code Segment |
| DS | Yes dating | Yes W als | No | Yes |
| ES Jon 11 |) bassa Yes reed as | roldhoeyes rempes | No besses | Yes O |
| ant, or a LoSS Descript | e, a taskoNate segm | Yes Yes | nent bit (IONs) is 0, the | ged en Now are |
| criptors at 20 scussed | rol trans 6/4 and dea | rough 3 counge. Con | ds 0 stid Yesoninsem | Yes Yes |

A normal data segment is addressed with offset values ranging from 0 to the size of the segment. When the ED bit of the access rights byte in the segment descriptor is 0, the allowed range of offsets is 0000H to the limit. If limit is 0FFFFH, the data segment contains 65536 bytes.

Since stacks normally occupy different offset ranges (lower limit to 0FFFFH) than data segments, the limit field of a segment descriptor can be interpreted in two ways. The Expand Down (ED) bit in the access byte allows offsets for stack segments to be greater than the limit field. When ED is 1, the allowed range of offsets within the segment is limit + 1 to 0FFFFH. To allow a full stack segment, set ED to 1 and the limit to OFFFFH. The ED bit of a data segment descriptor does not have to be set for use in SS (i.e., it will not cause an exception). Section 7.5.4 discusses stack segment usage in greater detail. An expand down (ED=1) segment can be loaded into ES or DS.

Limit and access checks are performed before any memory reference is started. For stack push instructions (PUSH, PUSHA, ENTER, CALL, INT), a possible limit violation is identified before any internal registers are updated. Therefore, these instructions are fully restartable after a stack size violation.

7.4.2 Code Segment Access

Code segments are accessed via CS for execution. Segments that are execute-only can ONLY be executed; they cannot be accessed via DS or ES, nor read via CS with a CS override prefix. If a segment is executable (bit 3=1 in the access byte), access via DS or ES is possible only if it is also readable. Thus, any code segment that also contains data must be readable. (Refer to Chapter 2 for a discussion of segment override prefixes.)

An execute-only segment preserves the privacy of the code against any attempt to read it; such an attempt causes a general protection fault with an error code of 0. A code segment cannot be loaded into SS and is never writable. Any attempted write will cause a general protection fault with an error code of 0.

The limit field of a code segment descriptor identifies the last byte in the segment. Any offset greater than the limit value will cause general protection. The prefetcher of the iAPX 286 can never cause a code segment limit violation. The program must attempt to execute an instruction beyond the end of the code segment to cause an exception.

If a readable non-conforming code segment is to be loaded into DS or ES, the privilege level requirements are the same as those stated for data segments in 7.4.1.

Code segments are subject to different privilege checks when executed. The normal privilege requirement for a jump or call to another code segment is that the current privilege level equal the descriptor privilege level of the new code segment. Jumps and calls within the current code segment automatically obey this rule.

Return instructions may pass control to code segments at the same or less (numerically greater) privileged level. Code segments at more privileged levels may only be reached via a call through a call gate as described in section 7.5.

An exception to this, previously stated, is the conforming code segment that allows the DPL of the requested code segment to be numerically less than (of greater privilege than) the CPL. Conforming code segments are discussed in section 11.2.

Privilege Level a abopt and to vosving

This section describes privilege verification when accessing either data segments (loading segment selectors into DS, ES, or SS) or readable code segments. Privilege verification when loading CS for transfer of control across privilege levels is described in the next section.

Three basic kinds of privilege level indicators are used when determining accessibility to a segment for reading and writing. They are termed Current Privilege Level (CPL), Descriptor Privilege Level (DPL), and Requested Privilege Level (RPL). The CPL is simply the privilege level of the code segment that is executing (except if the current code segment is conforming). It is stored as bits 0 and 1 of the CS and SS registers.

DPL is the privilege level of the segment; it is stored in bits 5 and 6 of the access byte of a descriptor. For data access to data segments and non-conforming code segments, CPL must be numerically less than or equal to DPL (the task must be of equal or greater privilege) for access to be granted. Violation of this rule during segment load instruction causes a general protection exception with an error code identifying the selector.

While the enforcement of DPL protection rules provides the mechanism for the isolation of code and data at different privilege levels, it is conceivable that an erroneous pointer passed onto a more trusted program might result in the illegal modification of data with a higher privilege level. This possibility is prevented by the enforcement of effective privilege level protection rules and correct usage of the RPL value.

The RPL (requested privilege level) is used for pointer validation. It is the least signifi-

the segment register. RPL is intended to indicate the privilege level of the originator of that selector. A selector may be passed down through several procedures at different levels. The RPL reflects the privilege level of the original supplier of the selector, not the privilege level of the intermediate supplier. The RPL must be numerically less than or equal to the DPL of the descriptor selected, thereby indicating greater or equal privilege of the supplier; otherwise, access is denied and a general protection violation occurs.

Pointer validity testing is required in any system concerned with preventing program errors from destroying system integrity. The iAPX 286 provides hardware support for pointer validity testing. The RPL field indicates the privilege level of the originator of the pointer to the hardware. Access will be denied if the originator of the pointer did not have access to the selected segment even if the CPL is numerically less than or equal to the DPL. RPL can reduce the effective privilege of a task when using a particular selector. RPL never allows access to more privileged segments (CPL must always be less than or equal to DPL). identified before any internal registers are

A fourth term is sometimes used: the Effective Privilege Level (EPL). It is defined as the numeric maximum of the CPL and the RPL—meaning the one of lesser privilege. Access to a protected entity is granted only when the EPL is numerically less than or equal to the DPL of that entity. This is simply another way of saying that both CPL and RPL must be less than or equal to DPL for access to be granted.

7.4.4 Pointer Privilege Stamping via ARPL

The ARPL instruction is provided in the iAPX 286 to fill the RPL field of a selector with the minimum privilege (maximum

numeric value) of the selector's current RPL and the caller's CPL (given in an instruction-specified register). A straight insertion of the caller's CPL would mark the pointer with the privilege level of the caller, but not necessarily the ultimate originator of the selector (e.g., Level 3 supplies a selector to a level 2 routine that calls a level 0 routine with the same selector).

Figure 7-9 shows a program with an example of such a situation. The program at privilege level 3 calls a routine at level 2 via a gate. The routine at level 2 uses the ARPL instruction to assure that the selector's RPL is 3. When the level 2 routine calls a routine at level 0 and passes the selector, the ARPL instruction at level 0 leaves the RPL field unchanged.

Marking a pointer with the originator's privilege eliminates the complex and timeconsuming software typically associated with pointer validation in less comprehensive architectures. The iAPX 286 hardware performs the pointer test automatically while loading the selector.

Privilege errors are trapped at the time the selector is loaded because pointers are commonly passed to other routines, and it may not be possible to identify a pointer's originator. To verify the access capabilities of

a pointer, it should be tested when the pointer is first received from an untrusted source. The VERR (Verify Read), VERW (Verify Write), and LAR (Load Access Rights) instructions are provided for this purpose.

Although pointer validation is fully supported in the iAPX 286, its use is an option of the system designer. To accommodate systems that do not require it, RPL can be ignored by setting selector RPLs to zero (except stack segment selectors) and not adjusting them with the ARPL instruction.

7.5 CONTROL TRANSFERS

Three kinds of control transfers can occur within a task:

- 1. Within a segment, causing no change of privilege level (a short jump, call, or return).
- 2. Between segments at the same privilege level (a long jump, call, or return).
- 3. Between segments at different privilege levels (a long call, or return). (NOTE: A JUMP to a different privilege level is not allowed.)

The first two types of control transfers need no special controls (with respect to privilege protection) beyond those discussed in section 7.4.

| di alva Level 3 111001 | PUSH | SELECTOR LEVEL 2 | pe of gate is involved. Figure 7-10 shows the |
|--|----------------------|--------------------------------|--|
| Level | | 4.0 | rmat of a gate descriptor. |
| ed to control transfer o make 2 slave Lask star | ENTER MOV ARPL | 4,0 AX,[BP]+4 [BP]+8, AX | ; GET CS of return address ; Put 3 in RPL sfield to studied to stu |
| ontrol and status info | PUSH | WORD PTR (BP Level 0 | dress which transfers not need seemed to 8+1 |
| Level | 0: ENTER | interrupts 0,0 | cessed by a program, Loading the selector |
| Level 0 | MOV | AX, [BP]+4 [BP]+8, AX | ; Get CS of return address per ; Leaves RPL unchanged |

identifying the invalid selector, gniqmat2 applications and any fitting in the countries of the countries of

Inter-level transfers require special consideration to maintain system integrity. The protection hardware must check that:

- The task is currently allowed to access the destination address.
- The correct entry address is used.

To achieve control transfers, a special descriptor type called a gate is provided to mediate the change in privilege level. Control transfer instructions call the gate rather than transfer directly to a code segment. From the viewpoint of the program, a control transfer to a gate is the same as to another code segment.

Gates allow programs to use other programs at more privileged levels in the same manner as a program at the same privilege level. Programmers need never distinguish between programs or subroutines that are more privileged than the current program and those that are not. The system designer may, however, elect to use gates *only* for control transfers that cross privilege levels.

7.5.1 Gates

A gate is a four-word descriptor used to redirect a control transfer to a different code segment in the same or more privileged level or to a different task. There are four types of gates: call, trap, interrupt, and task gates. The access rights byte distinguishes a gate from a segment descriptor, and determines which type of gate is involved. Figure 7-10 shows the format of a gate descriptor.

A key feature of a gate is the re-direction it provides. All four gate types define a new address which transfers control when invoked. This destination address normally cannot be accessed by a program. Loading the selector to a call gate into SS, DS, or ES will cause a general protection fault with an error code identifying the invalid selector.

Only the selector portion of an address is used to invoke a gate. The offset is ignored. All that a program need know about the desired function is the selector required to invoke the gate. The iAPX 286 will automatically start the execution at the correct address.

A further advantage of a gate is that it provides a fixed address for any program to invoke another program. The calling program's address remains unaltered even if the entry address of the destination program changes. Thus, gates provide a fixed set of entry points that allow a task to access Operating System functions such as simple subroutines, yet the task is prohibited from simply jumping into the middle of the Operating System.

Call gates, as described in the next section, are used for control transfers within a task which must either be transparently redirected or which require an increase in privilege level. A call gate normally specifies a subroutine at a greater privilege level, and the called routine returns via a return instruction. Call gates also support delayed binding (resolution of target routine addresses at run-time rather than program-generation-time).

Trap and interrupt gates handle interrupt operations that are to be serviced within the current task. Interrupt gates cause interrupts to be disabled; trap gates do not. Trap and interrupt gates both require a return via the interrupt return instruction.

Task gates are used to control transfers between tasks and to make use of task state segments for task control and status information. Tasks are discussed in Chapter 8, interrupts in Chapter 9.

In the iAPX 286 protection model, each privilege level has its own stack. Therefore, a

control transfer (call or return) that changes the privilege level causes a new stack to be invoked.


7.5.1.1 CALL GATES 220008 Jan gnivinoV

Call gate descriptors are used by call and jump instructions in the same manner as a code segment descriptor. The hardware automatically recognizes that the destination selector refers to a gate descriptor. Then, the operation of the instruction is expanded as determined by the contents of the call gate. A jump instruction can access a call gate only if the target code segment is at the same

privilege level. A call instruction uses a call gate for the same or more privileged access.

A call gate descriptor may reside in either the GDT or the LDT, but not in the IDT. Figure 7-10 gives the complete layout of a call gate descriptor.

A call gate can be referred to by either the long JMP or CALL instructions. From the viewpoint of the program executing a JMP or CALL instruction, the fact that the destination was reached via a call gate and not directly from the destination address of the instruction is not apparent.



belong byswis a size like stigure 7-10. Gate Descriptor Format AO to 9ML ent to noting testio and

DPL (in the access byte) is checked against the EPL (MAX (task CPL, selector RPL)). If EPL > CPL, the program is less privileged than the gate and therefore it may not make a transition. In this case, a general protection fault occurs with an error code identifying the gate. Otherwise, the gate is accessible from the program executing the call, and the control transfer is allowed to continue. After the privilege checks, the descriptor presence is checked. If the present bit of the gate access rights byte is 0 (i.e., the target code segment is not present), no present fault occurs with an error code identifying the gate.

The checks indicated in table 7-3 are applied to the contents of the call gate. Violating any of them causes the exception shown. The low order two bits of the error code are zero for these exceptions.

7.5.1.2 INTRA-LEVEL TRANSFERS VIA CALL GATE

The transfer is Intra-level if the destination code segment is at the same privilege level as CPL. Either the code segment is non-conforming with DPL = CPL or it is conforming, with DPL \leq CPL (see section 11.2 for this case). The 32-bit destination address in the gate is loaded into CS:IP.

tion checks performed while transferring control (with the CALL instruction) through a call gate:

- Verifying that access to the call gate is allowed. One of the protection features provided by call gates is the access checks made to determine if the call gate may be used (i.e., checking if the privilege level of the calling program is adequate).
- Determining the destination address and whether a privilege transition is required.
 This feature makes privilege transitions transparent to the caller.
- Performing the privilege transition, if required.

Verifying access to a call gate is the same for any call gate and is independent of whether a JMP or CALL instruction was used. The rules of privilege used to determine whether a data segment may be accessed are employed to check if a call gate may be jumped-to or called. Thus, privileged subroutines can be hidden from untrusted programs by the absence of a call gate.

When an inter-segment CALL or JMP instruction selects a call gate, the gate's privi-

Table 7-3. Call Gate Checks

| else lise Type of Check | Fault(1) | Error Code |
|---|----------|-----------------|
| Selector is not Null | GP | 0 |
| Selector is within Descriptor Table Limit | GP | Selector ID |
| Descriptor is a Code Segment | GP | Code segment |
| Code Segment is Present | NP | Code Segment id |
| Nonconforming Code Segment DPL > CPL | GP | Code Segment id |

NOTES: Inempes aboo tepret

(1) GP = General Protection, NP = Not-Present Exception.

The offset portion of the JMP or CALL destination address which refers to a call gate is always ignored.


If the IP value is not within the limit of the code segment, a general protection fault occurs with an error code of 0. If a CALL instruction is used, the return address is saved in the normal manner. The only effect of the call gate is to place a different address into CS:IP than that specified in the destination address of the JMP or CALL instruction. This feature is useful for systems which require that a fixed address be provided to programs, even though the entry address for the routine may change due to different functions. software changes, or segment relocation.

7.5.1.3 INTER-LEVEL CONTROL TRANSFER VIA CALL GATES

If the destination code segment of the call gate is at a different privilege level than the CPL, an inter-level transfer is being requested. However, if the destination code segment DPL < CPL, then a general protection fault occurs with an error code identifying the destination code segment. 190 a telliso

The gate guarantees that all transitions to a more privileged level will go to a valid entry point rather than possibly into the middle of a procedure (or worse, into the middle of an instruction). See figure 7-11.

Calls to more privileged levels may be performed only through call gates. A JMP instruction can never cause a privilege change. Any attempt to use a call gate in this manner will cause a general protection fault with an error code identifying the gate. Returns to more privileged levels are also prohibited. Inter-level transitions due to interrupts use a different gate, as discussed in Chapter 9.



The RPL field of the CS selector saved as part of the return address will always identify the caller's CPL. This information is necessary to correctly return to the caller's privilege level during the return instruction. Since the CALL instruction places the CS value on the more privileged stack, and JMP instructions cannot change privilege levels, it is not possible for a program to maliciously place an invalid return address on the caller's stack.

7.5.1.4 STACK CHANGES CAUSED BY CALL GATES

To maintain system integrity, each privilege level has a separate stack. These stacks assure sufficient stack space to process calls from less privileged levels. Without them, trusted programs may not work correctly, especially if the calling program does not provide sufficient space on the caller's stack.

When a call gate is used to change privilege levels, a new stack is selected as determined by the new CPL. The new stack pointer value is loaded from the Task State Segment (TSS). The privilege level of the new stack data segment must equal the new CPL; if it does not, a task stack fault occurs with the saved machine state pointing at the CALL instruction and the error code identifying the invalid stack selector.

The new stack should contain enough space to hold the return address, and all parameters and local variables required to process the call. The initial stack pointers for privilege levels 0-2 in the TSS are strictly read only values. They are never changed during the course of execution.

The normal technique for passing parameters to a subroutine is to place them onto the stack. To make privilege transitions transparent to the called program, a call gate specifies that parameters are to be copied from the old stack

to the new stack. The word count field in a call gate (see figure 7-10) specifies how many words (up to 31) are to be copied from the caller's stack to the new stack. If the word count is zero, no parameters are copied.

Before copying the parameters, the new stack is checked to assure that it is large enough to hold the parameters; if it is not, a stack fault occurs with an error code of 0. After the parameters are copied, the return link is on the new stack (i.e., a pointer to the old stack is placed in the new stack). In particular, the return address is pointed at by SS:SP. The call and return example of figure 7-12 illustrate the stack contents after a successful inter-level call.

The stack pointer of the caller is saved above the caller's return address as the first two words pushed onto the new stack. The caller's stack can only be saved for calls to procedures at privilege levels 2, 1, and 0. Since level 3 cannot be called by any procedure at any other privilege level, the level 3 stack will never contain links to other stacks.

Procedures requiring more than the 31 words for parameters that may be called from another privilege level must use the saved SS:SP link to access all parameters beyond the last word copied.

The call gate does not check the values of the words copied onto the new stack. The called procedure should check each parameter for validity. Section 11.3 discusses how the ARPL, VERR, VERW, LSL, and LAR instructions can be used to check pointer values.

7.5.2 Inter-level Returns

An inter-segment return instruction can also change levels, but only toward programs of




Figure 7-12. Stack Contents After an Inter-Level Call

equal or lesser privilege (when code segment DPL is numerically greater or equal than the CPL). The RPL of the selector popped off the stack by the return instruction identifies the privilege level to resume execution of the calling program.


When the RET instruction encounters a saved CS value whose RPL > CPL, an inter-level return occurs. Checks shown in table 7-4 are made during such a return.

The old SS:SP value is then adjusted by the number of bytes indicated in the RET instruction and loaded into SS:SP. The new SP value is not checked for validity. If SP is invalid it is not recognized until the first stack

operation. The SS:SP value of the returning program is not saved. (Note: this value normally is the same as that saved in the TSS.)

The last step in the return is checking the contents of the DS and ES descriptor register. If DS or ES refer to segments whose DPL is greater than the new CPL (excluding conforming code segments), the segment registers are loaded with the null selector. Any subsequent memory reference that attempts to use the segment register containing the null selector will cause a general protection fault. This prevents less privileged code from accessing more privileged data previously accessed by the more privileged program.

| Type of Check | Exception* | Error Code | |
|--|------------|--------------|--|
| SP is not a Segment Limit | SF | 0 | |
| SP + N + 7 is not in Segment Limit | SF | 0 | |
| RPL of Return CS is Greater than CPL | GP | Return CS id | |
| Return CS Selector is not null | GP | Return CS id | |
| Return CS segment is within Descriptor Table Limit | GP | Return CS id | |
| Return CS Descriptor is a Code Segment | GP | Return CS id | |
| Return CS Segment is Present | NP | Return CS id | |
| DPL of Return Non-Conforming Code Segment = RPL of CS | GP | Return CS id | |
| SS Selector at SP + N + 6 is not Null | SF | Return SS id | |
| SS Selector at SP + N + 6 is within Descriptor Table Limit | SF | Return SS id | |
| SS Descriptor is Writable Data Segment | SF | Return SS id | |
| SS Segment is Present | SF | Return SS id | |
| SS Segment DPL = RPL of CS | SF | Return SS id | |



Floure 7-12, Stack Contents After an Inter-Level Call

equal or lesser privilege (when code segment DPL is numerically greater or equal than the CPL). The RPL of the selector popped off the stack by the return instruction identifies the privilege level to resume execution of the calling program.

When the RET instruction encounters a saved CS value whose RPL > CPL, an inter-level return occurs. Checks shown in table 7-4 are made during such a return.

The old SS:SP value is then adjusted by the number of bytes indicated in the RET instruction and loaded into SS:SP. The new SP value is not checked for validity. If SP is invalid it is not recognized until the first stack

operation. The SS:SP value of the returning program is not saved. (Note: this value normally is the same as that saved in the TSS.)

The last step in the return is checking he contents of the DS and ES descriptor register. If DS or ES refer to segments whose DPL is greater than the new CPL (excluding conforming code segments), the segment registers are loaded with the null selector. Any subsequent memory reference that attempts to use the segment register containing the rull selector will cause a general protection fault. This prevents less privileged code from accessing more privileged data previously accessed by the more privileged program.

Tasks And State Transitions

8

8

CHAPTER 8 TASKS AND STATE TRANSITIONS

8.1 INTRODUCTION

An iAPX 286 task is a single, sequential thread of execution. Each task can be isolated from all other tasks. There may be many tasks associated with an iAPX 286 CPU, but only one task executes at any time. Switching the CPU from executing one task to executing another can occur as the result of either an interrupt or an inter-task call or jump. A hardware recognized data structure defines each task.

The iAPX 286 provides a high performance task switch operation with complete isolation between tasks. A full task-switch operation takes only 22 microseconds at 8 MHz (18 microseconds at 10 MHz). Highperformance, interrupt-driven, multiapplication systems that need the benefits of protection are feasible with the 80286.

A performance advantage and system design advantage arise from the iAPX 286 task switch:

- Faster task switch: A task switch is a single instruction performed by microcode. Such a scheme is 2-3 times faster than an explicit task switch instruction. A fast task switch translates to a significant performance boost for heavily multitasked systems over conventional methods.
- More reliable, flexible systems: The isolation between tasks and the high speed task switch allows interrupts to be handled by separate tasks rather than within the currently interrupted task. This isolation of interrupt handling code from normal programs prevents undesirable

system can become more flexible since adding an interrupt handler is as safe and easy as adding a new task.

Every task is protected from all others via the separation of address spaces described in Chapter 7 (unless explicit sharing is planned in advance). If the address spaces of two tasks include no shared data, one task cannot affect the data of another task. Code sharing is always safe since code segments may never be written into.


8.2 TASK STATE SEGMENTS AND **DESCRIPTORS**

Tasks are defined by a special control segment called a Task State Segment (TSS). The definition of a task includes its address space and execution state. A task is invoked (made active) by inter-segment jump or call instructions whose destination address refers to a task state segment or a task gate.

The Task State Segment (TSS) has a special descriptor. The Task Register within the CPU contains a selector to that descriptor. Each TSS selector value is unique, providing an unambiguous "identifier" for each task. Thus, an operating system can use the value of the TSS selector to uniquely identify the task.

A TSS contains 22 words that define the contents of all registers and flags, the initial stacks for privilege levels 0-2, the LDT selector, and a link to the TSS of the previously executing task. Figure 8-1 shows the layout of the TSS.

Each TSS consists of two parts, a static portion and a dynamic portion. The static entries are never changed by the iAPX 286, while the dynamic entries are changed by each interactions between them. The interrupt task switch out of this task. The static portions



interactions between static portions and TCS Registers and Tost Static portions

of this segment are the task LDT selector and the initial stack pointer address for levels 0-2. 2. An IRET instruction is executed when

The modifiable or dynamic portion of the task state segment consists of all dynamicallyvariable and programmer-visible processor registers, including flags, segment registers, and the instruction pointer. It also includes the linkage word used to chain nested invocations of different tasks.

The link word provides a history of which tasks invoked others. The link word is important for restarting an interrupted task when the interrupt has been serviced. Placing the back link in the TSS protects it from improper use by the interrupt task.oitsmrolni erom


The stack pointer entries in the TSS for privilege levels 0-2 are static (i.e., never written during a privilege or task switch). They define the stack to use upon entry to that privilege level. When entering a more privileged level, the caller's stack pointer is saved on the stack of the new privilege level, not in the TSS. Leaving the privilege level requires popping the caller's return address and stack pointer off the current stack. The stack pointer at that point will be the same as the initial value loaded from the TSS upon entry to the implies a return is expected in level agaliving There is only one stack active at any time, the one defined by the SS and SP registers. The only other stacks that may be active are those at outer (less privileged) levels that called the current level. Stacks for inner levels cannot be active since outward (to numerically larger privilege levels) calls from inner levels are not allowed.

The location of the stack pointer for an outer privilege level will always be found at the start of the stack of the inner privilege level called by that level. That stack may be the initial stack for this privilege level or an outer level. Look at the start of the stack for this privilege level. If the RPL of the saved SS selector is the privilege level required, then use the SS:SP value there. Otherwise, go to the beginning of the stack defined by that value and look at the saved SS:SP value there.

8.2.1 Task State Segment Descriptors

A special descriptor is used for task state segments. This descriptor must be accessible at all times; therefore, it can appear only in the GDT. The access byte distinguishes TSS descriptors from data or code segment descriptors. When bits 1 through 4 of the access byte are 0001 or 0003, the descriptor program from improperly chaRZT a rol ai

The complete layout of a task state segment descriptor is shown in figure 8-2.



Like a data segment; the descriptor contains a base address and limit field. The limit must be at least 002BH (43) to contain the minimum amount of information required for a TSS. A task fault will occur if an attempt is made to switch to a task whose TSS descriptor limit is less than 43.

The P-bit (Present) flag indicates whether this descriptor contains currently valid information: 1 means yes, 0 no. A task switch that attempts to reference a not-present TSS causes a not-present exception code identifying the task state segment selector.

The descriptor privilege level (DPL) controls use of the TSS by JMP or CALL instructions. By the same reasoning as that for call gates, DPL can prevent a program from calling the TSS and thereby cause a task switch. Section 8.3 discusses privilege considerations during a task switch in greater detail.

Bit 4 is always 0 since TSS is a control segment descriptor. Control segments cannot be accessed by SS, DS, or ES. Any attempt to load those segment registers with a selector that refers to a control segment causes general protection. This rule prevents the program from improperly changing the contents of a control segment.

TSS descriptors can have two states: idle and busy. Bit 1 of the access byte distinguishes them. The distinction is necessary since tasks are not re-entrant; a busy TSS may not be invoked.

The complete layout of a task state segment

8.3 TASK SWITCHING

A task switch may occur in one of four ways:

1. The destination selector of a long JMP or CALL instruction refers to a TSS

descriptor. The offset portion of the destination address is ignored.

- 2. An IRET instruction is executed when the NT bit in the flag word = 1. The new task TSS selector is in the back link field of the current TSS.
- 3. The destination selector of a long JMP or CALL instruction refers to a task gate. The offset portion of the destination address is ignored. The new task TSS selector is in the gate. (See section 8.5 for more information on task gates.)
- 4. An interrupt occurs. This interrupt's vector refers to a task gate in the interrupt descriptor table. The new task TSS selector is in the gate. See section 9.4 for more information on interrupt tasks.

No new instructions are required for a task switch operation. The standard iAPX 86 JMP, CALL, IRET, or interrupt operations perform this function. The distinction between the standard instruction and a task switch is made either by the type of descriptor referenced or by the NT bit in flag word. The choice of technique depends on whether a task is being made active or idle and whether return from the new task is expected.

Using the call instruction to switch tasks implies a return is expected from the called task. The jump instruction implies no return is expected from the new task.

The IRET instruction causes a return to the task that called this one.

The task gate is the preferred method of servicing an interrupt in an isolated task.

Access to TSS and task gate descriptors is restricted by the rules privilege level. The data access rules are used, thereby allowing task switches to be restricted to programs of sufficient privilege. Address space separation does not apply to TSS descriptors since they must be in the GDT. The access rules for interrupts are discussed in section 9.4.

For JMP or CALL instructions that reference a TSS or task gate, the effective privilege level of the destination selector (i.e., the numeric maximum of the selector's RPL and current CPL) must be less than or equal to the descriptor DPL. If it is not, a general protection fault will occur with an error code identifying the descriptor.

Once access to the TSS has been granted, the task switch operation involves six steps:

- 1. Recognizing that the JMP/CALL/IRET instruction or interrupt requires a task switch: One of the four ways shown in section 8.3 must be used for this. The new TSS to use is defined either directly by the TSS descriptor selected by the instruction or is in the task gate.
- 2. Checking that the current task is allowed to switch to the designated task: Data access privilege rules are applied for the JMP/CALL cases. The current task becomes the outgoing task. W 19110 1989
- 3. Checking that the new task is present and has a proper TSS limit: The new task becomes the incoming task.
- 4. Saving the state of the outgoing task: The outgoing TSS selector is in the TR. The dynamic portion of the outgoing TSS is written with the corresponding CPU register values (e.g., AX, BX, CX, DX, SI, DI, BP, SP, ES, DS, SS, CS, IP, and flag register). The IP value points at the instruction following the one which caused the task switch. All errors up to this point are handled in the context of

- able and error handling is transparent to the application program.
- 5. Load TR with the incoming task selector, mark the incoming task's descriptor as busy, and set TS.
- 6. Load the incoming task state and resume execution: The following registers are loaded: LDT, AX, BX, CX, DX, SI, DI, BP, SP, ES, DS, SS, CS, IP, and flag register. Any errors detected in this step are handled in the context of the incoming task. It will appear as if the first instruction of the new task had not vet executed.

Note that the state of the outgoing task is always saved. If execution of that task is resumed, it will start the instruction that caused the task switch. The values of the registers will be the same as that when the task stopped running.

Any task switch sets the Task Switched (TS) bit in the Machine Status Word (MSW). This flag is used when processor extensions such as the 80287 Numeric Processor Extension are present. The TS bit signals that the context of the processor extension may not belong to the current iAPX 286 task. Chapter 11 discusses the TS bit and processor extensions in more detail.

The checks in table 8-1 are made during the task switch. All the requirements shown in the table must be satisfied for the task switch to occur without an exception. For each check, the type of exception and error code are described. Up to and including step 3, the exception occurs in the context of the outgoing task. After step 3, the incoming task is considered valid. All exceptions occur in the context of the incoming task.

| Step | the appreciation program. | Exception* | notginose Error Code |
|-----------|--|----------------------|---|
| tasktsel | Incoming TSS descriptor is present | rules for inter- | Incoming TSS selector |
| 2 | Incoming TSS is idle | GP .4.0 | Incoming TSS selector |
| 3 | Limit of incoming TSS greater than 43 | Invalid TSS | Incoming TSS selector |
| and resu | value of the state state wing task state | alues are loaded *** | JMP or CALL instructs a TSS or task gate, the |
| alsiels | LDT selector of incoming TSS is valid | Invalid TSS | Incoming TSS selector |
| 5 | LDT of incoming TSS is present | Invalid TSS | Incoming TSS selector |
| 6 | CS selector is valid | Invalid TSS | Code segment selector |
| a apdi ni | Code segment is present | NP ton a | Code segment selector |
| the 8 cc | Code segment DPL matches CS RPL | Invalid TSS | Code segment selector |
| 9 | Stack segment is valid | SF | Stack segment selector |
| 10 | Stack segment is writable data segment | GP | Stack segment selector |
| 10 | Stack segment is present | SF | Stack segment selector |
| 12 | Stack segment DPL = CPL | SF | Stack segment selector |
| 13 | DS/ES selectors are valid | GP GP | Segment selector |
| . 14 | DS/ES segments are readable | GP XIS 8 | Segment selector |
| ARGI COL | DS/ES segments are present | NP | Segment selector |
| 15 | | | |

^{*}NP = Not-Present Exception

Validity tests on a selector ensure that the selector: is in the proper table (i.e., the LDT selector refers to GDT), lies within the bounds of the table, and refers to the proper type of descriptor (i.e., the LDT selector refers to the LDT descriptor).

Note that between steps 3 and 4 in table 8-1 all the registers are loaded. Several protection rule violations may exist in the segment register contents. If the appropriate exception handler receives control in the context of the task causing the error, the DS and ES segments may not be accessible even though the segment registers contain non-zero values. These values must be saved for later re-use. When the exception handler reloads these segment registers, another protection exception may occur unless the exception handler pre-examines them and fixes any potential problems.

A task switch allows flexibility in the privilege level of the outgoing and incoming tasks. The privilege level at which execution resumes in the incoming task is not restricted by the privilege level of the outgoing task. This is reasonable since both tasks are isolated from each other with separate address spaces and machine states. The privilege rules prevent improper access to a TSS. The only interaction between the tasks is to the extent that one started the other and the incoming task may restart the outgoing task while executing an IRET or RET instruction.

8.4 TASK LINKING

The TSS has a field called "back link" which contains the selector of the TSS of a task that should be restarted when the current task completes. The back link field of an interrupt-initiated task is automatically written with the TSS selector of the interrupted task.

GP = General Protection Fault

SF = Stack Fault

A task switch initiated by a CALL instruction also points the back link at the outgoing task's TSS. Such task nesting is indicated to programs via the Nested Task (NT) bit in the flag word of the incoming task.

Task nesting is necessary for interrupt functions to be processed as separate tasks. The interrupt function is thereby isolated from all other tasks in the system. To restart the interrupted task, the interrupt handler executes an IRET instruction much in the same manner as an iAPX 86 interrupt handler. The IRET instruction will then cause a task switch to the interrupted task.

Completion of a task occurs when the IRET instruction is executed with the NT bit in the flag word set. The NT bit is automatically set/reset by task switch operations as appropriate. Executing an IRET instruction with NT cleared causes the normal iAPX 86 interrupt return function to be performed.

Executing IRET with NT set causes a task switch to the task defined by the back link field of the current TSS. The selector value is fetched and verified as pointing to a valid, accessible TSS. The normal task switch operation described in section 8.3 then occurs.

After the task switch is complete, the outgoing task is now idle and considered ready to process another interrupt.

Table 8-2 shows how the busy bit, NT bit, and link word of the incoming and outgoing task are affected by task switch operations caused by JMP, CALL, or IRET instructions.

Violation of any of the busy bit requirements shown in table 8-2 causes a general protection fault with the saved machine state appearing as if the instruction had not executed. The error code identifies the selector of the TSS with the busy bit.

A bus lock is applied during the testing and setting of the TSS descriptor busy bit to ensure that two processors do not invoke the same task at the same time. See also section 11.4 for other multi-processor considerations.

The linking order of tasks can be changed by trusted software that can correctly change the back link field in a TSS and busy bit of the descriptor. Such changes are necessary if the software wants to restart a task interrupted by another task after the interrupted task requests some time-consuming function.

Table 8-2. Effect of a Task Switch on BUSY and NT Bits and the Link Word

| Affected Field | JMP Instruction Effect | CALL/INT Instruction Effect | IRET Instruction Effect |
|--|------------------------------|-----------------------------------|-------------------------------|
| Busy bit of incoming task TSS descriptor | Set, must be 0 before | Set, must be 0 before | Unchanged, must be set |
| Busy bit of outgoing task TSS descriptor | Cleared | Unchanged | Cleared |
| NT bit in incoming task flag word | Cleared | Set | Unchanged |
| NT bit in outgoing task flag word | Unchanged | Unchanged | Cleared |
| Back link in incoming task TSS | Unchanged | Set to outgoing task TSS selector | Unchanged |
| Back link of outgoing task TSS | Unchanged | Unchanged | Unchanged |

When trusted software deletes the link from one task to another, it should place a value in the backlink field, which will pass control to that trusted software when the task attempts to resume execution of another task via IRET.

task are affected by task STAD NAAT 6.8

A task may be invoked by several different events. Task gates are provided to support this need. Task gates are used in the same way as call and interrupt gates. The ultimate effect of jumping to or calling a task gate is the same as jumping to or calling directly to the TSS in the task gate.

Figure 8-3 depicts the layout of a task gate.

A task gate is identified by the access byte field in bits 0 through 4 being 00101. The gate provides an extra level of indirection between the destination address and the TSS selector value. The offset portion of the JMP or CALL destination address is ignored.

Gate use provides flexibility in controlling access to tasks. Task gates can appear in the

GDT or LDT. The TSS descriptors for all tasks must be kept in the GDT. They are normally placed at level 0 to prevent any task from improperly invoking another task. Task gates placed in the LDT allow private access to selected tasks with full privilege control.

The data segment access rules apply to accessing a task gate via JMP, CALL, or INT instructions. The effective privilege level (EPL) of the destination selector must be numerically less than or equal to the DPL of the task gate descriptor. Any violation of this requirement causes a general protection fault with an error code identifying the task gate involved.

Once access to the task gate has been verified, the TSS selector from the gate is read. The RPL of the TSS selector is ignored. From this point, all the checks and actions performed for a JMP or CALL to a TSS after access has been verified are performed (see section 8.4). Figure 8-4 illustrates an example of a task switch through a task gate.




Figure 8-3. Task Gate Descriptor




Figure 8-4. Task Switch Through a Task Gate




Figure 8-4. Task Switch Through a Task Gato

Interrupts And Exceptions

9

Interrupts And Exceptions

CHAPTER 9 INTERRUPTS AND EXCEPTIONS TO SERVE SOURCE SOURCE TO SERVE SOURCE TO SERVE SOURCE TO SERVE SOURCE SOURCE

Interrupts and exceptions are special cases of control transfer within a program. An interrupt occurs as a result of an event that is independent of the currently executing program, while exceptions are a direct result of the program currently being executed. Interrupts may be external or internal. External interrupts are generated by either the INTR or NMI input pins. Internal interrupts are caused by the INT instruction. Exceptions occur when an instruction cannot be completed normally. Although their causes differ, interrupts and exceptions use the same control transfer techniques and privilege rules; therefore, in the following discussions the term interrupt will also apply to exceptions.

The program used to service an interrupt may execute in the context of the task that caused the interrupt (i.e., used the same TSS, LDT, stacks, etc.) or may be a separate task. The choice depends on the function to be performed and the level of isolation required.

9.1 INTERRUPT DESCRIPTOR TABLE

Many different events may cause an interrupt. To allow the reason for an interrupt to be easily identified, each interrupt source is given a number called the interrupt vector. Up to 256 different interrupt vectors (numbers) are possible. See figure 9-1.

A table is used to define the handler for each interrupt vector. The Interrupt Descriptor Table (IDT) defines the interrupt handlers for up to 256 different interrupts. The IDT is in physical memory, pointed to by the contents of the on-chip IDT register that contains a 24-bit base and a 16-bit limit. The IDTR is normally loaded with the LIDT instruction by code that executes at privilege level 0 during system initialization. The IDT may be located anywhere in the physical address space of the iAPX 286.

Each IDT entry is a 4-word gate descriptor that contains a pointer to the handler. The




Figure 9-1. Interrupt Descriptor Table Definition

section 9.3), and task gates (discussed in section 8.5). Interrupt and task gates process interrupts in the same task, while task gates cause a task switch. Any other descriptor type in the IDT will cause an exception if it is referenced by an interrupt.

The IDT need not contain all 256 entries. A 16-bit limit register allows less than the full number of entries. Unused entries may be signaled by placing a zero in the access rights byte. If an attempt is made to access an entry outside the table limit, or if the wrong descriptor type is found, a general protection fault occurs with an error code identifying the invalid interrupt vector (see figure 9-2).

Exception error codes that refer to an IDT entry can be identified by bit 1 of the error code that will be set. Bit 0 of the error code is 1 if the interrupt was caused by an event external to the program (i.e., an external interrupt, a single step, a processor extension error, or a processor extension not present).

Interrupts 0-31 are reserved for use by Intel. Some of the interrupts are used for instruc-

least 255 to accommodate the minimum number of interrupts. The remaining 224 interrupts are available to the user.

9.2 HARDWARE INITIATED INTERRUPTS

Hardware-initiated interrupts are caused by some external event that activates either the INTR or NMI input pins of the processor. Events that use the INTR input are classified as maskable interrupts. Events that use the NMI input are classified as non-maskable interrupts.

All 224 user-defined interrupt sources share the INTR input, but each has the ability to use a separate interrupt handler. An 8-bit vector supplied by the interrupt controller identifies which interrupt is being signaled. To read the interrupt id, the processor performs the interrupt acknowledge bus sequence.

Maskable interrupts (from the INTR input) can be inhibited by software by setting the interrupt flag bit (IF) to 0 in the flag word. The IF bit does not inhibit exceptions or interrupts caused by the INT instruction. The IF bit also does not inhibit processor extension interrupts.




Figure 9-2. IDT Selector Error Code

The type of gate placed into the IDT for the interrupt vector will control whether other maskable interrupts remain enabled or not during the servicing of that interrupt. The flag word that was saved on the stack reflects the maskable interrupt enable status of the processor prior to the interrupt. The procedure servicing a maskable interrupt can also prevent further maskable interrupts during its work by resetting the IF flag.

Non-maskable interrupts are caused by the NMI input. They have a higher priority than the maskable interrupts (meaning that in case of simultaneous requests, the non-maskable interrupt will be serviced first). A non-maskable interrupt has a fixed vector (#2) and therefore does not require an interrupt acknowledge sequence on the bus. A typical use of an NMI is to invoke a procedure to handle a power failure or some other critical hardware exception.

A procedure servicing an NMI will not be further interrupted by other non-maskable interrupt requests until an IRET instruction is executed. Any further NMI requests are remembered by the hardware and will be serviced after the first IRET instruction. To prevent a maskable interrupt from interrupting the NMI interrupt handler, the IF flag should be cleared either by using an interrupt gate in the IDT or by setting IF = 0 in the flag word of the task involved.

9.3 SOFTWARE INITIATED INTERRUPTS

Software initiated interrupts occur explicitly as interrupt instructions or may arise as the result of an exceptional condition that prevents the continuation of program execution. Software interrupts are not maskable. Two interrupt instructions exist which explicitly cause an interrupt: INT n and INT 3. The first allows specification of any interrupt vector; the second implies interrupt vector 3 (Breakpoint).

Other instructions like INTO, BOUND, DIV, and IDIV may cause an interrupt, depending on the overflow flag or values of the operands. These instructions have predefined vectors associated with them in the first 32 interrupts reserved by Intel.

A whole class of interrupts called exceptions are intended to detect faults or programming errors (in the use of operands or privilege levels). Exceptions cannot be masked. They also have fixed vectors within the first 32 interrupts. Many of these exceptions pass an error code on the stack, which is not the case with the other interrupt types discussed in section 9.2. Section 9.5 discusses these error codes as well as the priority among interrupts that can occur simultaneously.

9.4 INTERRUPT GATES AND TRAP GATES

Interrupt gates and trap gates are special types of descriptors that may only appear in the interrupt descriptor table. The difference between a trap and an interrupt gate is whether the interrupt enable flag is to be cleared or not. An interrupt gate specifies a procedure that enters with interrupts disabled (i.e., with the interrupt enable flag cleared); entry via a trap gate leaves the interrupt enable status unchanged. The NT flag is always cleared when an interrupt uses these gates. Interrupts that have either gate in the associated IDT entry will be processed in the current task.

Interrupts and trap gates have the same structure as the call gates discussed in section 7.5.1. The selector and entry point for a code segment to handle the interrupt or exception is contained in the gate. See figure 9-3.

The access byte contains the Present bit, the descriptor privilege level, and the type identifier. Bits 0-4 of the access byte have a value of 6 for interrupt gates, 7 for trap gates. Byte

5 of the descriptor is not used by either of these gates; it is used only by the call gate, which uses it as the parameter word-count.

Trap and interrupt gates allow a privilege level transition to occur when passing control to a non-conforming code segment. Like a call gate, the DPL of the target code segment selected determines the new CPL. The DPL of the new non-conforming code segment must be less than or equal to CPL.

No privilege transition occurs if the new code segment is conforming. If the DPL of the conforming code segment is greater than the CPL, a general protection exception will occur.


As with all descriptors, these gates in the IDT carry a privilege level. The DPL controls access to interrupts with the INT n instruction. For access, the CPL of the program must be less than or equal to the gate DPL. If the CPL is not, a general protection exception will result with an error code identifying the selected IDT gate. For exceptions and external interrupts, the CPL of the program is ignored while accessing the IDT.

Interrupts pointing to a trap or an interrupt gate are handled in the same manner as an iAPX 86 interrupt. The flags and return address of the interrupted program are saved on the stack of the interrupt handler. To return to the interrupted program, the interrupt handler executes an IRET instruction.

If a privilege transition is required for handling the interrupt, a new stack will be loaded from the TSS. The stack pointer of the old privilege level will also be saved on the new stack in the same manner as a call gate. Figure 9-4 shows the stack contents after an exception with an error code (with or without a privilege level change).

If an interrupt or trap gate is used to handle an exception that passes an error code, the error code will be pushed onto the new stack after the return address (as shown in figure 9-4).

If an interrupt gate is used to handle an interrupt, it is assumed that the selected code segment has sufficient privilege to re-enable interrupts. The IRET instruction will not reenable interrupts if CPL is numerically greater than IOPL.



of values of the state of the s




Figure 9-4. Stack Layout for an Exception with Error Code

Table 9-1 shows the checks performed during an interrupt operation that uses an interrupt or trap gate. EXT equals 1 when an event external to the program is involved, 0 otherwise. External events are maskable or non-maskable interrupts, single step interrupt, processor extension segment overrun interrupt, numeric processor not-present exception or numeric processor error. The EXT bit signals that the interrupt or exception is not related to the instruction at CS:IP. Each error code has bit 1 set to indicate an IDT entry is involved.

When the interrupt has been serviced, the service routine returns control via an IRET instruction to the routine that was interrupted. If an error code was passed, the exception handler must remove the error code from the stack before executing IRET.

The NT flag is cleared when an interrupt occurs which uses an interrupt or trap gate. Executing IRET with NT=0 causes the normal interrupt return function. Executing IRET with NT=1 causes a task switch (see section 8.4 for more details).

| Check | Exception* | Error Code |
|--|---------------------|------------------------------|
| Interrupt vector is in IDT limit EMART SOSJIVIAS ON | GP GP | IDT entry × 8 + 2 + EXT |
| Trap, Interrupt, or Task Gate in IDT Entry | GP GP | IDT entry × 8 + 2 + EXT |
| If INT instruction, gate DPI > CPI | GP GP | IDT entry × 8 + 2 + EXT |
| P hit of gate is set | NP NP | IDT entry × 8 + 2 + EXT |
| Code segment selector is in descriptor table limit | GP | IDT entry × 8 + 2 + EXT |
| CS selector refers to a code segment | GP | IDT entry × 8 + 2 + EXT |
| If code segment is non-conforming, Code Segm $DPL \leq CPL$ | ent GP | IDT entry × 8 + 2 + EXT |
| If code segment is non-conforming, and DPL $<$ CPL an SS selector in TSS is in descriptor table limit | d if GP | IDT entry × 8 + 2 + EXT |
| If code segment is non-conforming, and DPL < CPL an | | IDT entry × 8 + 2 + EXT |
| *** After this point the saved address | will be in the inte | errupt handler *** |
| If code segment is non-conforming, and DPL < CPL a code segment DPL = stack segment DPL | and GP | Stack segment selector + EXT |
| If code segment is non-conforming, and DPL $<$ CPL an SS is present | d if SF | Stack segment selector + EXT |
| If code segment is non-conforming, and DPL < CPL an there is enough space for 5 words on the stack (or 6 if er code is required) | ror | Stack segment selector + EXT |
| If code segment is conforming, then DPL ≥CPL | GP GP | Code segment selector + EXT |
| f code segment is not present | NP | Code segment selector + EXT |
| If IP is not within the limit of code segment | GP | 0 + EXT |

^{*} GP = General Protection Exception
* GP = General Protection Exception

Like the RET instruction, IRET is restricted to return to a level of equal or lesser privilege unless a task switch occurs. The IRET instruction works like the inter-segment RET instruction except that the flag word is popped and no stack update for parameters is performed. See section 7.5.5 for information on inter-level returns.

To distinguish an inter-level IRET, the new CPL (which is the RPL of the return address

CS selector) is compared with the current CPL. If they are the same, the IP and flags are popped and execution continues.

An inter-level return via IRET has all the same checks as shown in table 7-4. The only difference is the extra word on the stack for the old flag word.

Interrupt gates are typically associated with high-priority hardware interrupts for

NP = Not Present Exception

When the interrupt has bylus ask = 381c

automatically disabling interrupts upon their invocation. Trap gates are typically software-invoked since they do not disable the maskable hardware interrupts. However, low-priority interrupts (e.g., a timer) are often invoked via a trap gate to allow other devices of higher priority to interrupt the handler of that lower priority interrupt.

Table 9-2 illustrates how the interrupt enable flag and interrupt type interact with the type of gate used.

9.5 TASK GATES AND INTERRUPT TASKS

The iAPX 286 allows interrupts to directly cause a task switch. When an interrupt vector selects an entry in the IDT which is a task gate, a task switch occurs. The format of a task gate is described in section 8.5.

A task gate offers two advantages over interrupt gates:

- 1. It automatically saves all of the processor registers as part of the task-switch operation whereas an interrupt gate saves only the flag register and CS:IP.
- 2. The new task is completely isolated from the task that was interrupted. Address spaces are isolated and the interrupthandling task is unaffected by the privilege level of the interrupted task.

An interrupt task switch works like any other task switch once the TSS selector is fetched from the task gate. Like a trap or an interrupt gate, privilege and presence rules are applied to accessing a task gate during an interrupt.

Interrupts that cause a task switch set the NT bit in the flags of the new task. The TSS selector of the interrupted task is saved in the back link field of the new TSS. The interrupting task executes IRET to perform a task switch to return to the interrupted task because NT was previously set. The interrupt task state is saved in its TSS before returning control to the task that was interrupted; NT is restored to its original value in the interrupted task.

Since the interrupt handler state after executing IRET is saved, a re-entry of the interrupt service task will result in the execution of the instruction that follows IRET. Therefore, when the next interrupt occurs, the machine state will be the same as that when the IRET instruction was executed.

Note that an interrupt task resumes execution each time it is re-invoked, whereas an interrupt procedure starts executing at the beginning of the procedure each time. The interrupted task restarts execution at the point

descriptors, putting them back in the scheduling queue for a new analysis of execution

Table 9-2. Interrupt and Gate Interactions and in a selection of the selec

| go Type of 1358 | STATE Gate | NMIs? | Further INTRs? | Exceptions? | Further software Interrupts? |
|-----------------|------------|----------------|----------------|-------------------|------------------------------|
| Larget ISS | Trap | No No | Yes | Yes | Yes |
| NMI | Interrupt | No | No | Yes | Yes |
| INTR SIGNA | Trap | Yes | Yes Inst | Yes solool 1 | Yes Deluben |
| frient style | Interrupt | the Yes Rebit | No (28 | Yord onesyl the T | y) Anilyo Yes 2T a yla |
| Software (8) | Trap ox 1 | The desive far | Yes tedt | erruptesYask. If | nich poirseYat the in |
| Software | Interrupt | Yes Yes | No | and haYesana da | st teel ad Yes a sew siz |
| Exception | Trap | Yes | Yes | Yes | eklink res in the |
| Exception | Interrupt | Yes | No | Yes | Yes |

of interruption because interrupts occur before the execution of an instruction.

When an interrupt task is used, the task must be concerned with avoiding further interrupts while it is operating. A general protection exception will occur if a task gate referring to a busy TSS is used while processing an interrupt. If subsequent interrupts can occur while the task is executing, the IF bit in the flag word (saved in the TSS) must be zero.

9.5.1 Scheduling Considerations

A software-scheduled operating system must be designed to handle the fact that interrupts can come along in the middle of scheduled tasks and cause a task switch to other tasks. The interrupt-scheduled tasks may call the operating system and eventually the scheduler, which needs to recognize that the task that just called it is not the one the operating system last scheduled.

If the Task Register (TR) does not contain the TSS selector of the last scheduled task, an interrupt initiated task switch has occurred. More than one task may have been interrupt-scheduled since the scheduler last ran. The scheduler must find via the backlink fields in each TSS all tasks that have been interrupted. The scheduler can clear those links and reset the busy bit in the TSS descriptors, putting them back in the scheduling queue for a new analysis of execution priorities. Unless the interrupted tasks are placed back in the scheduling queue, they would have to await a later restart via the task that interrupted them.

To locate tasks that have been interruptscheduled, the scheduler looks into the current task's TSS backlink (word one of the TSS), which points at the interrupted task. If that task was not the last task scheduled, then it's backlink field in the TSS also points to an interrupted task. The backlink field of each interrupt-scheduled task should be set by the scheduler to point to a scheduling task that will reschedule the highest priority task when the interrupt-scheduled task executes IRET.

9.5.2 Deciding Between Task, Trap and Interrupt Gates

Interrupts and exceptions can be handled with either a trap/interrupt gate or a task gate. The advantages of a task gate are all the registers are saved and a new set is loaded with full isolation between the interrupted task and the interrupt handler. The advantages of a task/interrupt gate are faster response to an interrupt for simple operations and easy access to pointers in the context of the interrupted task. All interrupt handlers use IRET to resume the interrupted program.

Trap/interrupt gates require that the interrupt handler be able to execute at the same or greater privilege level than the interrupted program. If any program executing at level 0 can be interrupted through a trap/task gate, the interrupt handler must also execute at level 0 to avoid general protection exception. All code, data, and stack segment descriptors must be in the GDT to allow access from any task. But, placing all system interrupt handlers at privilege level 0 may be in consistent with maintaining the integrity of level 0 programs.

Some exceptions require the use of a task gate. The invalid task state segment exception (#10) can arise from errors in the original TSS as well as in the target TSS. Handling the exception within the same task could lead to recursive interrupts or other undesirable effects that are difficult to trace. The double fault exception (#8) should also use a task gate to prevent shutdown from another protection violation occurring during the servicing of the exception.

9.6 PROTECTION EXCEPTIONS AND RESERVED VECTORS

A protection violation will cause an exception, i.e., a non-maskable interrupt. Such a fault can be handled by the task that caused it if an interrupt or trap gate is used, or by a different task if a task gate is used (in the IDT).

nally via a HALT bus operation with A

Protection exceptions can be classified into program errors or implicit requests for service. The latter include stack overflow and not-present faults. Examples of program errors include attempting to write into a read-only segment, or violating segment limits.

Requests for service may use different interrupt vectors, but many diverse types of protection violation use the same general protection fault vector. Table 9-3 shows the reserved exceptions and interrupts.

When simultaneous external interrupt requests occur, they are processed in the fixed order shown in table 9-4. For each interrupt serviced, the machine state is saved. The new CS:IP is loaded from the gate or TSS. If other interrupts remain enabled, they are processed

before the first instruction of the current interrupt handler, i.e., the last interrupt processed is serviced first.

All but three exceptions are restartable after the exceptional condition is removed. The three non-restartable exceptions are the processor extension segment overrun, a segment limit exception that arises during a string operation, and writing into read only segments with ADC, SBB, RCL, and RCR instructions. The return address normally points to the failing instruction, including all leading prefixes.

The instruction and data addresses for the processor extension segment overrun are contained in the processor extension status registers.

Interrupt handlers for most exceptions receive an error code that identifies the selector involved, or a 0 in bits 15-3 of the error code field if there is no selector involved. The error code is pushed last, after the return address, on the stack that will be active when the trap handler begins execution. This ensures that the handler will not have to access another stack segment to find the error code.

Table 9-3. Reserved Exceptions and Interrupts in no interrupt 23 I as to

| Vector Number | pernoisting the 80286 during | seen placed otal length | Restartable | Error Code |
|------------------|--|----------------------------|------------------|--------------------|
| ame iosk bu | Divide Error Exception | | Yes Yes | the instruction ex |
| 1 | Single Step Interrupt steet for ai | | Yes | No |
| 2 | NMI Interrupt | | Yes | No. |
| 3 | Breakpoint Interrupt | | Yes | No |
| nterrapt 9 i | INTO Detected Overflow Exception | tions occur | Isloi Yes oiloot | two sourate pro |
| di v.5 hear | BOUND Range Exceeded Exception | sception 8 | Yes | rine solingle in |
| 6 | Invalid Opcode Exception | -patoar lare | Yes | No |
| 7 | Processor Extension Not Available Exce | ption | Yes | No |
| gurragu so | Double Exception Detected | Dy a not- | No | Yes (Always 0) |
| ossao gra ar | Processor Extension Segment Overrun I | nterrupt | No | esent lon due to |
| VB2 101 200 | Invalid Task State Segment | curs during | Yes low | anoth ceyrotection |
| maitrilly tark | Segment Not Present | iAPX 286 | orly Yes oldes | Yes on Yes |
| 12 | Stack Segment Overrun or Not Present | and further | Yes | Yes |
| 13 | General Protection | Long to the | No | Yes |

| Order | nterrupt handler, i.e., the last in the tast in the ta |
|----------|--|
| ant at | Instruction exception oxegorate and the |
| 2 | Single step |
| 3 | INIVII |
| are pth: | Processor extension segment overrun |
| 5 | processor extension segmen ATMIC |
| 6 | INT instruction of agont simil themse |

The following sections describe the exceptions in greater detail.

9.6.1 Invalid OP-Code (Interrupt 6)

When an invalid opcode is detected by the execution unit, interrupt 6 is invoked. (It is not detected until an attempt is made to execute it, i.e., prefetching an invalid opcode does not cause this exception.) The saved CS:IP will point to the invalid opcode or any leading prefixes; no error code is pushed on the stack. The exception can be handled within the same task, and is restartable.

This exception will occur for all cases of an invalid operand. Examples include an intersegment jump referencing a register operand, or an LES instruction with a register source operand. This exception can also occur because redundant prefixes have been placed before an instruction so that the total length of the instruction exceeds 10 bytes.

9.6.2 Double Fault (Interrupt 8)

If two separate protection violations occur during a single instruction, exception 8 (Double Fault) occurs (e.g., a general protection fault in level 3 is followed by a not-present fault due to a segment not-present). If another protection violation occurs during the processing of exception 8, the iAPX 286 enters shutdown, during which time no further instructions or exceptions are processed.

out of shutdown. An NMI input can bring the CPU out of shutdown if no errors occur while processing the NMI interrupt; otherwise, shutdown can only be exited via the RESET input. NMI causes the CPU to remain in protected mode, and RESET causes it to exit protected mode. Shutdown is signaled externally via a HALT bus operation with A1 HIGH.

A task gate must be used for the double fault handler to assure a proper task state to respond to the exception. The back link field in the current TSS will identify the TSS of the task causing the exception. The saved address will point at the instruction that was being executed (or was ready to execute) when the error was detected. The error code will be null.

9.6.3 Processor Extension Segment Overrun (Interrupt 9)

Interrupt 9 signals that the processor extension (such as the 80287 numerics processor) has overrun the limit of a segment while attempting to read/write the second or subsequent words of an operand. The interrupt is generated by the processor extension data channel within the 80286 during the limit test performed on each transfer of data between memory and the processor extension. This interrupt can be handled in the same task but is not restartable.

As with all external interrupts, Interrupt 9 is an asynchronous demand caused by the processor extension referencing something outside a segment boundary. Since Interrupt 9 can occur any time after the processor extension is started, the 80286 does not save any information that identifies what particular operation had been initiated in the processor extension. The processor extension

maintains special registers that identify the last instruction it executed and the address of the desired operand.

After this interrupt occurs, no WAIT or escape instruction, except FNINIT, can be executed until the interrupt condition is cleared or the processor extension is reset. The interrupt signals that the processor extension is requesting an invalid data transfer. The processor extension will always be busy when waiting on data. Deadlock results if the CPU executes an instruction that causes it to wait for the processor extension before resetting the processor extension. Deadlock means the CPU is waiting for the processor extension to become idle while the processor extension waits for the CPU to service its data request.

The FNINIT instruction is guaranteed to reset the processor extension without causing deadlock. After the interrupt is cleared, this restriction is lifted. It is then possible to read the instruction and operand address via FSTENV or FSAVE, causing the segment overrun in the processor extension's special registers.

9.6.4 Invalid Task State Segment (Interrupt 10)

Interrupt 10 is invoked if during a task switch the new TSS pointed to by the task gate is invalid. The EXT bit indicates whether the exception was caused by an event outside the control of the program.

A TSS is considered invalid in the cases shown in table 9-5.

Once the existence of the new TSS is verified, the task switch is considered complete, with the backlink set to the old task if necessary. All errors are handled in the context of the new task.

Exception 10 must use a task gate to insure a proper TSS to process it.

9.6.5 Not Present (Interrupt 11)

Exception 11 occurs when an attempt is made to load a not-present segment or to use a control descriptor that is marked not-present. (If, however, the missing segment is an LDT

Table 9-5. Conditions that Invalidate the TSS

| y restartable stack results it of the error sternal to the | TSS id + EXT LDT id + EXT SS id + EXT SS id + EXT |
|---|--|
| | SS id + EXT |
| | de tells whether an interrupt e |
| | SS id + EXT |
| | |
| | SS id + EXT |
| | ny instructIXA + bi 88 a sa |
| | g. POP TXX + BI CO ICA) CI |
| ent | CS id + EXT .no.ideo |
| | CS id + EXT |
| | CS id + EXT |
| | ES/DS id + EXT |
| usable for | d for ES/DS id + EXT from g |
| | n cause this e a task the level 0 stack ES and DS |

that is needed in a task switch, exception 10 occurs.) This exception is fully restartable.

Any segment load instruction can cause this exception. Interrupt 11 is always processed in the context of the task in which it occurs.

The error code has the form shown in figure 9-5. The EXT bit will be set if an event external to the program caused an interrupt that subsequently referenced a not-present segment. Bit 1 will be set if the error code refers to an IDT entry, e.g., an INT instruction referencing a not-present gate. The upper 14 bits are the upper 14 bits of the segment selector involved.

When a not-present exception occurs, the ES and DS segment registers may not be usable for referencing memory. During a task switch, the selector values are loaded before the descriptors are checked. The not-present handler should not rely on being able to use the values found in CS, ES, SS, and DS without causing another exception.

9.6.6 Stack Fault (Interrupt 12)

Stack underflow or overflow causes exception 12, as does a not-present stack segment referenced during an inter-task or inter-level transition. This exception is fully restartable. A limit violation of the current stack results in an error code of 0. The EXT bit of the error code tells whether an interrupt external to the program caused the exception.

Any instruction that loads a selector to SS (e.g., POP SS, task switch) can cause this exception. This exception must use a task gate if there is a possibility that any level 0 stack may not be present.

When a stack fault occurs, the ES and DS segment registers may not be usable for referencing memory. During a task switch, the

selector values are loaded before the descriptors are checked. The stack fault handler should check the saved values of SS, CS, DS, and ES to be sure that they refer to present segments before restoring them.

9.6.7 General Protection Fault (Interrupt 13)

If a protection violation occurs which is not covered in the preceding paragraphs, it is classed as Interrupt 13, a general protection fault. The error code is zero for limit violations, write to read-only segment violations, and accesses relative to DS or ES when they are zero or refer to a segment at a greater privilege level than CPL. Other access violations (e.g., a wrong descriptor type) push a non-zero error code that identifies the selector used on the stack. Error codes with bit 0 cleared and bits 15-2 non-zero indicate a restartable condition.

Bit 1 of the error code identifies whether the selector is in the IDT or LDT/GDT. If bit 1=0 then bit 2 separates LDT from GDT. Bit 0 (EXT) indicates whether the exception was caused by the program or an event external to it (i.e., single stepping, an external interrupt, a processor extension not-present or a segment overrun). If bit 0 is set, the selector typically has nothing to do with the instruction that was interrupted. The selector refers instead to some step of servicing an interrupt that failed.

When bit 0 of the error code is set, the program can be restarted, except for processor extension segment overrun exceptions. The exception with the bit 0 of the error code = 1 indicates some interrupt has been lost due to a fault in the descriptor pointed to by the error code.

A non-zero error code with bit 0 cleared may be an operand of the interrupted instruction,

an operand from a gate referenced by the instruction, or a field from the invalid TSS.

9.7 ADDITIONAL EXCEPTIONS AND INTERRUPTS

Interrupts 0, 5, and 1 have not yet been discussed. Interrupt 0 is the divide-error exception, Interrupt 5 the bound-range exceeded exceptions, and Interrupt 1 the single step interrupt. The divide-error or bound-range exceptions make it appear as if that instruction had never executed: the registers are restored and the instruction can be restarted. The divide-error exception occurs during a DIV or an IDIV instruction when the quotient will be too large to be representable, or when the divisor is zero.

Interrupt 5 occurs when a value exceeds the limit set for it. A program can use the BOUND instruction to check a signed array index against signed limits defined in a two-word block of memory. The block can be located just before the array to simplify addressing. The block's first word specifies the array's lower limit, the second word specifies the array's upper limit, and a register specifies the array index to be tested.

9.7.1 Single Step Interrupt (Interrupt 1)

Interrupt 1 allows programs to execute one instruction at a time. This single-stepping is controlled by the TF bit in the flag word. Once this bit is set, an internal single step

interrupt will occur after the next instruction has been executed. The interrupt saves the flags and return address on the stack, clears the TF bit, and uses an internally supplied vector of 1 to transfer control to the service routine via the IDT.

The IRET instruction or a task switch must be used to set the TF bit and to transfer control to the next instruction to be single stepped. If TF=1 in a TSS and that task is invoked, it will execute the first instruction and then be interrupted.

The single-step flag is normally not cleared by privilege changes inside a task. INT instructions also do not clear TF. System software should check the current execution privilege level after any single step interrupt to see whether single stepping should continue.

The interrupt priorities in hardware guarantee that if an external interrupt occurs, single stepping stops. When both an external interrupt and a single step interrupt occur together, the single step interrupt is processed first. This clears the TF bit. After saving the return address or switching tasks, the external interrupt input is examined before the first instruction of the single step handler executes. If the external interrupt is still pending, it is then serviced. The external interrupt handler is not single-stepped. To single step an interrupt handler, just single step an interrupt instruction that refers to the interrupt handler.

instruction, or a field from the invalid TSS.

9.7 ADDITIONAL EXCEPTIONS AND INTERRUPTS

Interrupts 0, 5, and 1 have not yet been discussed. Interrupt 0 is the divide-error exception, Interrupt 5 the bound-range exceeded exceptions, and Interrupt 1 the single step interrupt. The divide-error or bound-range exceptions make it appear as if that instruction had never executed: the registers are restored and the instruction can be restarted. The divide-error exception occurs during a DIV or an IDIV instruction when the quotient will be too large to be representable, or when the divisor is zero.

Interrupt 5 occurs when a value exceeds the limit set for it. A program can use the BOUND instruction to check a signed array index against signed limits defined in a twoword block of memory. The block can be located just before the array to simplify addressing. The block's first word specifies the array's lower limit, the second word specifies the array's upper limit, and a register specifies the array index to be tested.

9.7.1 Single Step Interrupt 1)

Interrupt 1 allows programs to execute one instruction at a time. This single-stepping is controlled by the TF bit in the flag word. Once this bit is set, an internal single step

has been executed. The interrupt saves the flags and return address on the stack, clears the TF bit, and uses an internally supplied vector of 1 to transfer control to the service routine via the IDT.

The IRET instruction or a task switch must be used to set the TF bit and to transfer control to the next instruction to be single stepped. If TF=1 in a TSS and that task is invoked, it will execute the first instruction and then be interrupted.

The single-step flag is normally not cleared by privilege changes inside a task. INT instructions also do not clear TF. System software should check the current execution privilege level after any single step interrupt to see whether single stepping should continue.

The interrupt priorities in hardware guarantee that if an external interrupt occurs, single stepping stops. When both an external interrupt and a single step interrupt occur together, the single step interrupt is processed first. This clears the TF bit. After saving the returnal deress or switching tasks, the external interrupt input is examined before the first instruction of the single step handler executes. If the external interrupt is still pending, it is then serviced. The external interrupt handler is not single-stepped. To single step an interrupt handler, just single step an interrupt handler, just single step an interrupt handler.

System Control And Initialization

10

System Control And Initialization

CHAPTER 10 SYSTEM CONTROL AND INITIALIZATION

Special flags, registers, and instructions provide contol of the critical processes and interaction in iAPX 286 operations. The flag register includes 3 bits that represent the current I/O privilege level (IOPL: 2 bits) and the nested task bit (NT). Four additional registers support the virtual addressing and memory protection features, one points to the current Task State Segment and the other three point to the memory-based descriptor tables: GDT, LDT, and IDT. These flags and registers are discussed in the next section. The machine status word, (which indicates processor configuration and status) and the instructions that load and store it are discussed in section 10.2.2.

Similar instructions pertaining to the other registers are the subject of sections 10.2 and 10.3. A detailed description of initialization states and processes, which appears in section 10.4, is supplemented by the extensive example in Appendix A. Instructions that validate descriptors and pointers are covered in section 11.3.

10.1 SYSTEM FLAGS AND REGISTERS

The IOPL flag (bits 12 and 13 of the flags word) controls access to I/O operations and interrupt control instructions. These two bits represent the maximum privilege level (highest numerical CPL) at which the task is permitted to perform I/O instructions. Alteration of the IOPL flags is restricted to programs at level 0 or to a task switch.

IRET uses the NT flag to select the proper return: if NT=0, the normal return within a task is performed. As discussed in Chapter 8, the nested task flag (bit 14 of flags) is set when a task initiates a task switch via a


CALL or INT instruction. The old and new task state segments are marked busy and the backlink field of the new TSS is set to the old TSS selector. An interrupt that does not cause a task switch will clear NT after the old NT state is saved. To prevent a program from causing an illegal task switch by setting NT and then executing IRET, a zero selector should be placed in the backlink field of the TSS. An illegal task switch using IRET will then cause exception 13. The instructions POPF and IRET can also set or clear NT when flags are restored from the stack. POPF and IRET can also change the interrupt enable flag. If CPL ≤ IOPL, then the Interrupt Flag (IF) can be changed by POPF and IRET. Otherwise, the state of the IF bit in the new flag word is ignored by these instructions. Note that the CLI and STI instructions are valid only when CPL ≤ IOPL.

10.1.1 Descriptor Table Registers


The three descriptor tables used for all memory accesses are based at addresses supplied by (stored in) three registers: the global descriptor table register (GDTR), the interrupt descriptor table register (IDTR), and the local descriptor table register (LDTR). Each register contains a 24-bit base field and a 16-bit limit field. The base field gives the real memory address of the beginning of the table; the limit field tells the maximum offset permitted in accessing table entries. See figures 10-1 thru 10-3.

The LDT also contains a selector field that identifies the DT descriptor for that table. LDT descriptors must reside in the GDT.

The task register (TR) points to the task state segment for the currently active task. It is



10.4, is supplemente notifinited elder rotques and Global Descriptor Table Definition and Supplemente notifications and the supplementation of the supplementati



zi il sizat evitos vitueru Figure 10-2. Interrupt Descriptor Table Definition a setsitini sizat a nedw




Figure 10-3. Global Descriptor Table and Interrupt
Descriptor Data Type

similar to a segment register, with selector, base, and limit fields, of which only the selector field is readable under normal circumstances. Each such selector serves as a unique identifier for its task. The uses of the TR are described in Chapter 8.

The instructions controlling these special registers are described in the next section.

10.2 SYSTEM CONTROL INSTRUCTIONS

The instructions that load the GDTR and IDTR from memory can only be executed at privilege level 0. The store instructions for GDTR and IDTR may be executed at any privilege level. The four instructions are LIDT, LGDT, SIDT, and SGDT. The instructions move 3 words between the indicated descriptor table register and the effective real memory address supplied. The format of the 3 words is: a 2-byte limit, a 3-byte real base address, followed by an unused byte. These instructions are normally used during system initialization.

Similarly, the LLDT instruction loads the LDT registers from a descriptor in the GDT. LLDT uses as its operand a selector to that

descriptor. LLDT, only executable at privilege level 0, is normally required only during system initialization because the processor automatically exchanges the LDTR contents as part of the task-switch operation.

Executing an LLDT instruction does not automatically update the TSS or the register caches. To properly change the LDT of the currently running task so that the change holds across task switches, you must perform, in order, the following three steps:

- 1. Store the new LDT selector into the appropriate word of TSS.
- 2. Load the new LDT selector into LDTR.
- 3. Reload the DS and ES registers if they refer to LDT-based descriptors.

Note that the current code segment and stack segment descriptors should reside in the GDT or be copied to the same location in the new LDT.

SLDT (store LDT) can be executed at any privilege level. SLDT stores the local descriptor table selector from the LDT register.

Protected mode anable places

Task Register loading or storing is again similar to that of the LDT. The LTR instruction, operating only at level 0, loads the LTR at initialization time with a selector for the initial TSS. LTR does NOT cause a task switch; it just changes the current TSS. Note that the busy bit of the old TSS descriptor is not changed while the busy bit of the new TSS selector must be zero and will be set by LTR. The LDT and any segment registers referring to the old LDT should be reloaded. STR. which permits the storing of TR contents into memory, can be executed at any privilege level. LTR is not usually needed after initialization because the TR is managed by the task-switch operation.

10.2.2 Machine Status Word II Tolginosab

The Machine Status Word (MSW) indicates the iAPX 286 configuration and status. It is not part of a task's state. The MSW word is loaded by the LMSW instruction executed at privilege level 0 only, or is stored by the SMSW instruction executing at any privilege level. MSW is a 16-bit register, the lower four bits of which are used. These bits have the meanings shown in table 10-1.

The TS flag is set under hardware control and reset under software control. Once the TS flag is set, the next instruction using a processor extension causes a processor extension not-present exception (#7). This feature allows software to test whether the current processor extension state belongs to the current task as discussed in section 11.4. If the current

Table 10-1. MSW Bit Functions of Stole

| Bit Position | | egment descriptors should res or be copiemottonus same locat .DT. |
|--|-------------------------------------|---|
| o at any descrip- ter. | | Protected mode anable places the 80286 into protected mode and cannot be cleared except by RESET. |
| t again instructed LTR | 9M oring e LTR loads | Monitor processor extension allows WAIT instructions to cause a processor extension not-present exception (number 7). |
| for the a task SS. Note reptor is new TSS by LTR. | cause ent TS S desc of the | Emulate processor extension causes a processor extension not-present exception (number 7) on ESC instructions to allow a processor extension to be emulated. |
| efegring d. STR, ents into privilege r initial- by the | eloade R cont any ed afte | Task switched indicates the next instruction using a processor extension will cause exception 7, allowing software to test whether the current processor extension context belongs to the current task. |

processor extension state belongs to a different task, the software can save the state of any processor extension with the state of the task that uses it. Thus, the TS bit protects a task from processor extension errors that result from the actions of a previous task.

The CLTS instruction is used to reset the TS flag after the exception handler has set up the proper processor extension state. The CLTS instruction can be executed at privilege level 0 only.

The EM flag indicates a processor extension function is to be emulated by software. If EM=1 and MP=0, all ESCAPE instructions will be trapped via the processor extension not-present exception (#7).

MP flag tells whether a processor extension is present. If MP=1 and TS=1, escape and wait instructions will cause exception 7.

The PE flag indicates that the iAPX 286 is in the protected virtual address mode. Once the PE flag is set, it can be cleared only by a reset, which then puts the system in real address mode emulating the 8086.

Table 10-2 shows the recommended usage of the MSW.

10.2.3 Other Instructions | Jave | egoliving

Instructions that verify or adjust access rights, segment limits, or privilege levels can be used to avoid exceptions or faults that are correctable. Section 10.3 describes such instructions.

byte. The DTRUSTED AND TRUSTED and the during system initializations.

Instructions that execute only at CPL=0 are called "privileged." An attempt to execute the privileged instructions at any other privilege level causes a general protection exception

Table 10-2. Recommended MSW Encodings for Processor Extension Control

| TS | MP SU 90 | EM | ve. Execution in real and case of initial IP is IFP 9H, set RESET becomes inserted and real package of address package of a ddress pa | Instructions Causing Exception |
|---------------|---------------|-------------|--|--------------------------------------|
| 0 steps | 0 ribe the | 0 2 desc | iAPX 86 real address mode only. Initial encoding after RESET. iAPX 286 operation is identical to iAPX 86, 88. | None () |
| 0 | b0135 | by prot | No processor extension is available. Software will emulate its function. | ESC HOTHE |
| 1 | 0 | 1 ebc | No processor extension is available. Software will emulate its function. The current processor extension context may belong to another task. | ESCS |
| 0 | 1 | 0 | A processor extension exists. | None |
| enapry the | mto m | device | A processor extension exists. The current processor extension context may belong to another task. The exception on WAIT allows software to test for an error pending from a previous processor extension operation. | ESC or WAIT |

(#13) with an error code of zero. The privileged instructions manipulate descriptor tables or system registers. Incorrect use of these instructions can produce unrecoverable conditions. Some of these instructions (LGDT, LLDT, and LTR) are discussed in section 10.2.

Other privileged instructions are:

- LIDT—Load interrupt descriptor table register
- LMSW—Load machine status word
- CLTS—Clear task switch flag
- HALT—Halt processor execution

"Trusted" instructions are restricted to execution at privilege levels that can be programmed. For each task, the operating system defines a privilege level below which these instructions cannot be used. Most of these instructions deal with input/output or interrupt management. The IOPL field in the

flag word holds the privilege level limit. The trusted instructions are:

- Input/Output—Block I/O, Input, and Output: IN, INW, OUT, OUTW, INSB, INSW, OUTSB, OUTSW
- Interrupts—Enable Interrupts, Disable Interrupts: STI, CLI
- Other—Lock Prefix

Note: POPF (POP flags) or IRET can change the IF value only if the user is operating at a trusted privilege level. POPF does not change IOPL except at Level 0.

10.4 INITIALIZATION

Whenever the iAPX 286 is initialized or reset, certain registers are set to predefined values. All additional desired initialization must be performed by user software. (See Appendix A for an example of a 286 initialization routine.) RESET forces the iAPX 286 to

terminate all execution and local bus activity; no instruction or bus action will occur as long as RESET is active. Execution in real address mode begins after RESET becomes inactive and an internal processing interval (3-4 clocks) occurs. The initial state at reset is: who show presides less 38 X Ai

FLAGS = 0002MSW = FFF0H IP = FFF0H CS Selector = F000H

IDT base = 000000H

CS.base = FF0000H CS.limit = FFFFH ES, CS Selector = 0000H DS.base = 000000H DS.limit = FFFFH IDT.limit = 03FFH

Two fixed areas of memory are reserved: the system initialization area and the interrupt table area. The system initialization area begins at FFFFF0H (through FFFFFFH) and the interrupt table area begins at 000000H (through 0003FFH). The interrupt table area is not reserved.

At this point, segment registers are valid and protection bits are set to 0. The iAPX 286 begins operation in real address mode, with PE=0. Maskable interrupts are disabled, and no processor extension is assumed or emulated (EM = MP = 0).

DS, ES, and SS are initialized at reset to allow access to the first 64K of memory (exactly as in the 8086). The CS:IP combination specifies a starting address of FFFF0H. For real address mode, the four most significant bits are not used, providing the same FFF0H address as the 8086 reset location. Use of (or upgrade to) the protected mode can be supported by a bootstrap loader at the high end of the address space. As mentioned in Chapter 5, location FFF0H ordinarily contains a JMP instruction whose target is the actual beginning of a system initialization or restart program.

After RESET, CS points to the top 64K bytes in the 16-Mbyte physical address space. Reloading CS register by a control transfer to a different code segment in real address mode will put zeros in the upper 4 bits. Since the initial IP is FFF0H, all of the upper 64K bytes of address space may be used for initialization.

Sections 10.4.1 and 10.4.2 describe the steps needed to initialize the iAPX286 in the real address mode and the protected mode, respectively.

10.4.1 Real Address Mode

- 1. Allocate a stack.
 - Load programs and data into memory from secondary storage.
 - 3. Initialize external devices and the Interrupt Vector Table.
 - 4. Set registers and MSW bits to desired (#13) with an error code of zero, saulty ivi-
 - Set FLAG bits to desired valuesincluding the IF bit to enable interrupts-after insuring that a valid interrupt handler exists for each possible interrupt.
 - 6. Execute (usually via an inter-segment JMP to the main system program).

10.4.2 Protected Mode

The full iAPX 286 virtual address mode initialization procedure requires additional steps to operate correctly:

- 1. Load programs and associated descriptor tables.
- 2. Load valid descriptor tables, setting the GDTR and IDTR to their correct value.
- 3. Set the PE bit to enter protected mode.
- 4. Execute an intra-segment JMP to clear the processor queues.

- 5. Load or construct a valid task state segment for the initial task to be executed in protected mode.
- Load the LDTR selector from the task's GDT or 0000H (null) if an LDT is not needed.
- 7. Set the stack pointer (SS, SP) to a valid location in a valid stack segment.
- 8. Mark all items not in memory as not-present.
- Set FLAGS and MSW bits to correct values for the desired system configuation.
- 10. Initialize external devices.
- 11. Ensure that a valid interrupt handler exists for each possible interrupt.
- 12. Enable interrupts.
- 13. Execute.

The example in Appendix A shows the steps necessary to load all the required tables and registers that permit execution of the first task of a protected mode system. The program in Appendix A assumes that Intel development tools have been used to construct a prototype GDT, IDT, LDT, TSS, and all the data segments necessary to start up that first task. Typically, these items are stored on EPROM; on most systems it is necessary to copy them all into RAM to get going. Otherwise, the iAPX 286 will attempt to write into the EPROM to set the accessed or busy bits.

The example in Appendix A also illustrates the ability to allocate unused entries in descriptor tables to grow the tables dynamically during execution. Using suitable naming conventions, the builder can allocate alias data segments that are larger than the prototype EPROM version. The code in the example will zero out the extra entries to permit later dynamic usage.

- segment for the initial task to be executed in protected mode.
- Load the LDTR selector from the task's GDT or 0000H (null) if an LDT is not needed.
- Set the stack pointer (SS, SP) to a valid location in a valid stack segment.
- 8. Mark all items not in memory as not-present.
- Set FLAGS and MSW bits to correct values for the desired system configuation.
 - 10. Initialize external devices.
- Ensure that a valid interrupt handler exists for each possible interrupt.
 - 12. Enable interrupts.
 - 13. Execute

necessary to load all the required tables and registers that permit execution of the first task of a protected mode system. The program in Appendix A assumes that Intel development tools have been used to construct a prototype GDT, IDT, LDT, TSS, and all the data segments necessary to start up that first task Typically, these items are stored on EPROM; all into RAM to put going. Otherwise, the iAPX 286 will attempt to write into the EPROM to set the accessed or busy bits.

The example in Appendix A also illustrates the ability to allocate unused entries in descriptor tables to grow the tables dynamically during execution. Using suitable naming conventions, the builder can allocate alias data segments that are orger than the prototyle EPROM version. The code in the example will zero out the extra entries to permit later dynamic usage.

Advanced Topics

11

Advanced Topics

TT

CHAPTER 11 If a conforming segment is readable COICO TOPICS always be greater than the base

This chapter describes some of the advanced topics as virtual memory management, restartable instructions, special segment attributes, and the validation of descriptors and pointers.

11.1 VIRTUAL MEMORY MANAGEMENT

When access to a segment is requested and the access byte in its descriptor indicates the segment is not present in real memory, the not-present fault occurs (exception 11 or 12 for stacks). The handler for this fault can be set up to bring the absent segment into real memory (swapping or overwriting another segment if necessary), or to terminate execution of the requesting program if this is not possible.

The accessed bit (bit 0) of the access byte is provided in both executable and data segment descriptors to support segment usage profiling. Whenever the descriptor is accessed by the iAPX 286 hardware, the A-bit will be set in memory. This applies to selector test instruction (described below) as well as to the loading of a segment register. The reading of the access byte and the restoration of it with the A-bit set is an indivisible operation, i.e., it is performed as a read-modify-write with bus lock. If an operating system develops a profile of segment usage over time, it can recognize segments of low or zero access and among these candidates choose performs checks 2 and 3 during meansalqar

When a not-present segment is brought into real memory, the task that requested access to it can continue its execution because all instructions that load a segment register are restartable.

Not-present exceptions occur only on segment register load operations, gate accesses, and task switches. The saved instruction pointer refers to the first byte of the violating instruction. All other aspects of the saved machine state are exactly as they were before execution of the violating instruction began. After the fault handler clears up the fault condition and performs an IRET, the program continues to execute. The only external indication of a segment swap is the additional execution time.

11.2 SPECIAL SEGMENT ATTRIBUTES

11.2.1 Conforming Code Segments

Code segments intended for use at potentially different privilege levels need an attribute that permits them to emulate the privilege level of the calling task. Such segments are termed "conforming" segments. Conforming segments are also useful for interrupt-driven error routines that need only be as privileged as the routine that caused the error.

A conforming code segment has bit 2 of its access byte set to 1. This means it can be referenced by a CALL or JMP instruction in a task of equal or lesser privilege, i.e., CPL of the task is numerically greater than or equal to DPL of this segment. CPL does not change when executing the conforming code segment. A conforming segment continues to use the stack from the CPL. This is the only case in which the DPL of a code segment can be numerically less than the CPL. If bit 2 is a 0, the segment is not conforming and can be referenced only by a task of CPL=DPL.

Inter-segment Returns that refer to conforming code segments use the RPL field of the code selector of the return address to determine the new CPL. The RPL becomes the new CPL if the conforming code segment DPL \(\leq \text{RPL} \).

tion. This is the only exception to the protection rules. This allows constants to be stored with conforming code. For example, a read-only look-up table can be embedded in a conforming code segment that can be used to convert system-wide logical ID's into character strings that represent those logical entities.

11.2.2 Expand-Down Data Segments

If bit 2 in the access byte of a data segment is 1, the segment is an expand-down segment. All the offsets that reference such a segment must be strictly greater than the segment limit, as opposed to normal data segments (bit 2=0) where all offsets must be less than or equal to the segment limit. Figure 11-1 shows an expand-down segment.

The size of the expand down segment can be changed by changing either the base or the limit. An expand down segment with Limit=0 will have a size of $2^{16}-1$ bytes. With a limit value of FFFFH, the expand down segment will have a size of 0 bytes. In an expand down segment, the base + offset




Figure 11-1. Expand Down Segment

+ limit value. Therefore, a full size segment (2¹⁶ bytes) can only be obtained by using an expand up segment.

The operating system should check the Expanded Down bit when a protection fault indicates that the limit of a data segment has been reached. If the Expand Down bit is not set, the operating system should increase the segment limit; if it is set, the limit should be lowered. This supplies more room in either case (assuming the segment is not write-protected, i.e., that bit 1 is not 0). In some cases, if the operating system can ascertain that there is not enough room to expand the data segment to meet the need that caused the fault, it can move the data segment to a region of memory where there is enough room. See figure 11-2.

11.3 POINTER VALIDATION

Pointer validation is an important part of locating programming errors. Pointer validation is necessary for maintaining isolation between the privilege levels. Pointer validation consists of the following steps:

- 1. Check if the supplier of the pointer is entitled to access the segment.
- 2. Check if the segment type is appropriate to its intended use.
- 3. Check if the pointer violates the segment limit.

The iAPX 286 hardware automatically performs checks 2 and 3 during instruction execution, while software must assist in performing the first check. This point is discussed in section 11.3.2. Software can explicitly perform steps 2 and 3 to check for potential violations (rather than causing an exception). The unprivileged instructions LSL, LAR, VERR, and VERW are provided for this purpose.




Figure 11-2. Dynamic Segment Relocation and Expansion of Segment Limit

The load access rights (LAR) instruction obtains the access rights byte of a descriptor pointed to by the selector used in the instruction. If that selector is visible at the CPL, the instruction loads the access byte into the specified destination register as the higher byte (the low byte is zero) and the zero flag is set. Once loaded, the access bits can be tested. System segments such as a task state segment or a descriptor table cannot be read or modified. This instruction is used to verify that a pointer refers to a segment of the proper privilege level and type. If the RPL or CPL is greater than DPL, or the selector is outside the table limit, no access value is returned and the zero flag is cleared. Conforming code segments may be accessed from any RPL or CPL. dollars state and vel

Additional parameter checking can be performed via the load segment limit (LSL) instruction. If the descriptor denoted by the given selector (in memory or a register) is visible at the CPL, LSL loads the specified register with a word that consists of the limit field of that descriptor. This can only be done for segments, task state segments, and local

descriptor tables (i.e., words from control descriptors are inaccessible). Interpreting the limit is a function of the segment type. For example, downward expandable data segments treat the limit differently than code segments do.

For both LAR and LSL, the zero flag (ZF) is set if the loading was performed; otherwise, the zero flag is cleared. Both instructions are undefined in real address mode, causing an invalid opcode exception (interrupt #6).

11.3.1 Descriptor Validation

The iAPX 286 has two instructions, VERR and VERW, which determine whether a selector points to a segment that can be read or written at the current privilege level. Neither instruction causes a protection fault if the result is negative.

VERR verifies a segment for reading and loads ZF with 1 if that segment is readable from the current privilege level. The validation process checks that: 1) the selector points to a descriptor within the bounds of the GDT or LDT, 2) it denotes a segment descriptor

(as opposed to a control descriptor), and 3) the segment is readable and of appropriate privilege level. The privilege check for data segments and non-conforming code segments is that the DPL must be numerically greater than or equal to both the CPL and the selector's RPL. Conforming segments are not checked for privilege level.

VERW provides the same capability as VERR for verifying writability. Like the VERR instruction, VERW loads ZF if the result of the writability check is positive. The instruction checks that the descriptor is within bounds, is a segment descriptor, is writable, and that its DPL is numerically greater or equal to both the CPL and the selector's RPL. Code segments are never writable, conforming or not.

11.3.2 Pointer Integrity: RPL and the "Trojan Horse Problem"

The Requested Privilege Level (RPL) feature can prevent inappropriate use of pointers that could corrupt the operation of more privileged code or data from a less privileged level.

A common example is a file system procedure, FREAD (file_id, nybytes, buffer-ptr). This hypothetical procedure reads data from a file into a buffer, overwriting whatever is there. Normally, FREAD would be available at the user level, supplying only pointers to the file system procedures and data located and operating at a privileged level. Normally, such a procedure prevents user-level procedures from directly changing the file tables. However, in the absence of a standard protocol for checking pointer validity, a user-level procedure could supply a pointer into the file tables in place of its buffer pointer, causing the FREAD procedure to corrupt them unwittingly. Jevel egaliving increase and mort tion process checks that: 1) the selector prints

By using the RPL, you can avoid such problems. The RPL field allows a privilege

attribute to be assigned to a selector. This privilege attribute would normally indicate the privilege level of the code which generated the selector. The iAPX 286 hardware will automatically check the RPL of any selector loaded into a segment register or a control register to see if the RPL allows access.

To guard against invalid pointers, the called procedure need only ensure that all selectors passed to it have an RPL at least as high (numerically) as the caller's CPL. This indicates that the selectors were not more trusted than their supplier. If one of the selectors is used to access a segment that the caller would not be able to access directly, i.e., the RPL is numerically greater than the DPL, then a protection fault will result when loaded into a segment or control register.

The caller's CPL is available in the CS selector that was pushed on the stack as the return address. A special instruction, ARPL, can be used to appropriately adjust the RPL field of the pointer. ARPL (Adjust RPL field of selector instruction) adjusts the RPL field of a selector to become the larger of its original value and the value of the RPL field in a specified register. The latter is normally loaded from the caller's CS register. If the adjustment changes the selector's RPL, ZF is set; otherwise, the zero flag is cleared.

11.4 NPX CONTEXT SWITCHING

The context of a processor extension (such as the 80287 numerics processor) is not changed by the task switch operation. A processor extension context need only be changed when a different task attempts to use the processor extension (which still contains the context of a previous task). The 80286 detects the first use of a processor extension after a task switch by causing the processor extension not-present exception (#7). The interrupt handler may then decide whether a context change is necessary.

The 286 services numeric errors only when it executes wait or escape instructions because the processor extension is running independently. The numerics error from one task may be recorded when the 286 is running a different task. If the 286 task has changed, it makes sense to defer handling that error until the original task is restored. For example, interrupt handlers that use the NPX should not have their timing upset by a numeric error interrupt that pertains to some earlier process. It is of little value to service someone else's error.

If the task switch bit is set (bit 3 of MSW) when the CPU begins to execute a wait or escape instruction, the processor-extension not-present exception results (#7). The handler for this interrupt must know who currently "owns" the NPX, i.e., the handler must know the last task to issue a command to the NPX. If the owner is the same as the current task, then it was merely interrupted and the interrupt handler has since returned; the handler for interrupt 7 simply clears the TS bit, restores the working registers, and returns (restoring interrupts if enabled).

If the recorded owner is different from the current task, the handler must first save the existing NPX context in the save area of the old task. It can then re-establish the correct NPX context from the current task's save area.

The code example in figure 11-3 relies on the convention that each TSS entry in the GDT is followed by an alias entry for a data segment that points to the same physical region of memory that contains the TSS. The alias segment also contains an area for saving the NPX context, the kernel stack, and certain kernel data. That is, the first 44 bytes in that segment are the 286 context, followed by 94 bytes for the processor extension context,

followed in some cases by the kernel stack and a kernel private data areas.

The implied convention is that the stack segment selector points to this data segment alias so that whenever there is an interrupt at level zero and SS is automatically loaded, all of the above information is immediately addressable.

It is assumed that the program example knows about only one data segment that points to a global data area in which it can find the one word NPX owner to begin the processing described. The specific operations needed, and shown in the figure, are listed in table 11-1.

11.5 MULTIPROCESSOR CONSIDERATIONS


As mentioned in Chapter 8, a bus lock is applied during the testing and setting of the task busy bit to ensure that two processors do not invoke the same task at the same time. However, protection traps and conflicting use of dynamically varying segments or descriptors must be addressed by an inter-processor synchronization protocol. The protocol can use the indivisible semaphore operation of the base instruction set. Coordination of interrupt and trap vectoring must also be addressed when multiple concurrent processors are operating.

The interrupt bus cycles are locked so no interleaving occurs on those cycles. Descriptor caching is locked so that a descriptor reference cannot be altered while it is being fetched.

When a program changes a descriptor that is shared with other processors, it should broadcast this fact to the other processors. This broadcasting can be done with an intermicriupi must ensure that the segment registers, the LDTR and the TR, are re-loaded. This happens automatically if the interrupt is serviced by a task switch.

Modification of descriptors of shared segments in multi-processor systems may require that the on-chip descriptors also be updated. For example, one processor may attempt to mark the descriptor of a shared

it. Software has to ensure that the descriptors in the segment register caches are updated with the new information. The segment register caches can be updated by a re-entrant procedure that is invoked by an interprocessor interrupt. The handler must ensure that the segment registers, the LDTR and the TR, are re-loaded. This happens automatically if the interrupt is serviced by a task interrupt that perfains to some earlier printing



ADVANCED TOPICS

Table 11-1. NPX Context Switching

| Step | Operation | Lines |
|-------------------------------|---|------------|
| 1. | Save the working registers | 28, 29 |
| 2. | Set up address for kernel work area | 30, 31 |
| 3. | Get current task ID from Task Register | 32 |
| 4. | Clear Task Switch flag to allow NPX work | 34 |
| 5. | Inhibit interrupts | 35 |
| 6. | Compare owner with current task ID | 37 |
| If same owner: | | |
| 7a. | Restore working registers | 48, 49 |
| 7b. | and return | 50 |
| If owner is not current task: | | |
| 8a. | Use owner ID to save old context in its TSS | 42, 43, 44 |
| 8b. | Restore context of current task; | 45 |
| | restore working registers; | 46 |
| | and return | 52 |

ADVANCED TOPICS

Table 11-1, NPX Context Switching

| Lines | Operation | Step |
|--|--|--|
| 28, 29 30, 31 32 34 35 37 | Save the working registers Set up address for kernel work area Get current task ID from Task Register Clear Task Switch flag to allow NPX work Inhibit interrupts Compare owner with current task ID | 1. 2. 3. 3. 4. 6. |
| 48, 49 50 | Restore working registers and return | if same owner: 7a. 7b. |
| 42, 43, 44 45 46 52 | Use owner ID to save old context in its TSS Restore context of current task; restore working registers; and return | If owner is not current task: 8a. 8b. |

iAPX 286 System Initialization

| | Contents | ADDENGIX | |
|----------------|---------------|----------|----|
| Initialization | System Initia | lization | A- |

FA

APPENDIX A iAPX 286 SYSTEM INITIALIZATION

\$title('Switch the 80286 from Real Address Mode to Protected Mode')

name switch 80286_modes
public idt_desc,gdt_desc.

:

;

;

:

:

;

:

;

Switch the 80286 from real address mode into protected mode.
The initial EPROM GDT, IDT, TSS, and LDT (if any) constructed by BLD286 will be copied from EPROM into RAM. The RAM areas are defined by data segments allocated as fixed entries in the GDT. The CPU registers for the GDT, IDT, TSS, and LDT will be set to point at the RAM-based segments. The base fields in the RAM-based GDT will also be updated to point at the RAM-based segments.

This code is used by adding it to the list of object modules given to BLD286. BLD286 must then be told to place the segment init_code at address FFFE10H. Execution of the mode switch code begins after RESET. This happens because the mode switch code will start at physical address FFFFF0H, which is the power up address. This code then sets up RAM copies of the EPROM-based segments before jumping to the initial task placed at a fixed GDT entry. After the jump, the CPU executes in the state of the first task defined by BLD286.

This code will not use any of the EPROM-based tables directly. Such use would result in the 80286 writing into EPROM to set the A bit. Any use of a GDT or TSS will always be in the RAM copy. The limit and size of the EPROM-based GDT and IDT must be stored at the public symbols idt_desc and gdt_desc. The location commands of BLD286 provide this function

Interrupts are disabled during this mode switching code. Full error checking is made of the EPROM-based GDT, IDT, TSS, and LDT to assure they are valid before copying them to RAM. If any of the RAM-based alias segments are smaller than the EPROM segments they are to hold, halt or shutdown will occur. In general, any exception or NMI will cause shutdown to occur until the first task is invoked.

If the RAM segment is larger than the EPROM segment, the RAM segment will be expanded with zeros. If the initial TSS specifies an LDT, the LDT will also be copied into ldt_alias with zero fill if needed. The EPROM-based or RAM-based GDT, IDT, TSS, and LDT segments may be located anywhere in physical memory.

```
Form an adjustment factor from the real CS base of FF0000H to the
         segment base address assumed by ASM286. Any data reference made
         into CS must add an indexing term [BP] to compensate for the difference
         between the offset generated by ASM286 and the offset required from
         the base of FF0000H, salary of show example [see mont 88506 and dative felilits
                                             : The value of IP at run time will not be
start
       proc
                                             the same as the one used by ASM286!
                  start1 ; Get true offset of start1
         cal1
start1: ged g yd
                  Switch the files thom real moormon and to the may's constructed the initial EPROM GDT, fDT, TSS, and LDT (if may') constructed
         DOD
         pop bp
sub bp, offset start1; Subtract ASM286 offset of start1
        ; leaving adjustment factor in BP initial_gdt[bp] ; Setup null IDT to force shutdown
                                              ; on any protection error or interrupt
         Copy the EPROM-based temporary GDT into RAM.
        lea si, initial_gdt[bp]; Setup pointer to temporary GDT
         mov cx,(end_gdt-initial_gdt)/2; Set length
movs es:word ptr [dil,cs:[sil; Put into reserved RAM area
          Look for 80287 processor extension. Assume all ones will be read
         if an 80287 is not present.
;
         fninit by by EM H0993 of 1 present nov by EM H0993 of 1 present novel by EM H0993 of 1 present no 80287
        mov bx,EM; Assume no 80287
fstsw ax; Look at status of 80287
or al,al; No errors should be present
jnz set_mode; Jump if no 80287
         fsetpm | 1 3 movement bx, MP | top | 227 | TG1 | TG0 | beesd-MG993 ent to sham at galaxano
          Switch to protected mode and setup a stack, GDT, and LDT.
alies segnants are inditar then the cross are exceptlo; or MMI will set_mode:
                      . Selovni si kasi jenit odi lime sepap of neobjuda sepap
         smsw ax
 or ax, PE ; Set PE bit or ax, bx ; Set NPX status flags lmsw ax ; Enter protected mode! ; Clear queue of instructions decoded
                                             ; while in Real Address Mode
; CPL is now 0, CS still points at
                                              while in Real Address Mode
                                             ; FFFE10 in physical memory
```

```
Define the template for a temporary GDT used to locate the initial
                           GDT and stack. This data will be copied to location 0.
                           This space is also used for a temporary stack and finally serves
                           as the TSS written into when entering the initial TSS.
                                                storgha 110-25 to slid 8 d; Place remaining code below power_upld_stad

    brow bayns; Filler and null IDT descriptor

                                            desc
 initial_gdt
                                           desc (> ; Descriptor for EPROM GDT desc (> ; Descriptor for EPROM IDT descriptor descrip
 gdt_desc
 idt_desc
 temp_desc
                      define the EPROM-based tables. BLD206 must be instructe to place the
                            Define a descriptor that will point the GDT at location 0.013901998
                        This descriptor will also be loaded into SS to define the initial
                   TOP rotected mode stack segment. (1) TOO: orab sile 1 ups sails_1bg
TOI rot MAR no nonger sist of (S) TOO: orab sile 5 ups sails_1bt
temp_stack not Madesc necend_gdt=initial_gdt-1,0,0;DS_ACCESS,0; ups esils_227_trate
                                   start_timet equ 4*size desc ; GDT(4) is TSS for sta 1.ng tast
                     To Define the TSS descriptor used to allow the task switch to the last allow
                          first task to overwrite this region of memory. The TSS will overlay
                          the initial GDT and stack at location 100 base estate animon animal
                                                desc <end_qdt-initial_qdt-1,0,0,TSS_ACCES$,0>
                                                 soles las rocessors tollnom;
                                 Define the initial stack space and filler for the end of the TSS.
                                                     dwelve asidup (0) son relationed to asular relating saited
                                                    label word
TGJ da not sulav styd essow : HS8 ups
start_pointergaslabel nodwordsv styd sesos# : HS8 ups
  sides 11 - 0 dw vi 100, start_task doi; Pointer to initial task

; 227 bis an of suley sign cases at the second case at the second cases at the second cases at the second case a
                                                                              task_entry struc and it to metal; Define layout of task description
TSS_sel dw ? 22T and a; Selector for TSS and a segment alias for TSS TARRETOL
LDT_alias dw 127 blair 199 bm; Data segment alias for LDT if any 2644 19917
task_entry
                                                ends
task_list Hold 3  task_entry Bask (start_task, start_TSS alias, start_LDT alias)
                                  te place the T. HO TOTAL SECTION ISSUES FERMINATE LIST FOR MILE AND SOLE OF
                                                                       address is chosen according to the size of this segment.
reset_startup:
                                                                                                                                         ; No interrupts allowed! angua and and allow
                         cli
                                                                                                                                         ; Use autoincrement mode
                           c 1 d
                          xor sandi, distincts to slid 31; Point ES:DI at physical address 000000H
                                          org Office of cets Start at address FFFF th, eb es, di less 15 to not change CS1 to be of change CS1 to be
                           mov
                                                    ss, di
                                                                                     ; Set stack at end of reserved area
                           mov
                                                    sp,end_qdt-initial_qdt
```

```
Define lavout of a descriptor.
                        systruc
desc
                         dw Ort lasting on ; Offset of last byte in segmental as
 limit
                                                                           : Low 16 bits of 24-bit address
base low
                             d w
                                            0
base_high as woodboise so an interest so; High 8 bits of 24-bit address
access
                                       0
                             d b
                                                                           : Access rights byte
                        db 0 ; Access rights byte
                          desc (4) Descriptor for EPRON 101
desc .
                 Define the fixed GDT selector values for the descriptors that
               define the EPROM-based tables. BLD286 must be instructed to place the
              appropriate descriptors into the GDT.
                                          1*size desc ; GDT(1) is data segment in RAM for GDT
2*size desc ; GDT(2) is data segment in RAM for IDT
gdt_alias
idt_alias
                            equ
 start TSS alias equ
                                       3*size desco, 0, 1; GDT(3) is data segment in RAM for TSS again
start_task equ 4*size desc ; GDT(4) is TSS for starting task start_LDT_alias equ 5*size desc ; GDT(5) is data segment in RAM for LDT
                   Define machine status word bit positions.
PF
                              equ . . . 123004 227. 0. 0. 1; Protection enables .....
                             e 0 II
                                                                           ; Monitor processor extension
FM
                   equ. 4 ; Emulate processor extension
                   Define particular values of descriptor access rights byte.
                                           8 2 H
DT ACCESS
                                                                      ; Access byte value for an LDT
                             eou
                                                                        ; Access byte value for data segment
DS ACCESS
                             equ
                                              latting of resign which is grow-up, at level 0, writeable
                                            81H ; Access byte value for an idea of access rights
60H ; Privilege level field of access rights
TSS ACCESS
                             equ
                             equ
DPL
ACCESSED
                           equ
                                         1
TI notine equal to the sure of TI bit sure of TI bi
TSS_SIZE equ 44

LDT_OFFSET equ 42

TIRPL_MASK equ size desc-1 ; TI and RPL field mask
                  Pass control from the power-up address to the mode switch code.
               The segment containing this code must be at physical address FFFE10H
               to place the JMP instruction at physical address FFFFFOH. The base
              address is chosen according to the size of this segment.
                             segment ecits elaparetal and
cs_offset equ OFE10H Low 16 bits of starting address
                                            OFFFOH-cs_offset; Start at address FFFFFOH
                              org
                                            reset_startup ; Do not change CS!
                              jmp
```

```
start
        endo
                ; Use initial GDT in RAF area
       Copy the TSS and LDT for the task pointed at by CS:BX.xa.se
        If the task has an LDT it will also be copied down. xxxxx
        BX and BP are transparent energy with a
             nwoblude paleus noitgeans is
ex, save_tes-initial_gdt | Set initial TSS into the low RAM : set_bad
        hiter bilsy a absen dolive rest addalt here if TSS is invalid
copy_tasks
                    Copy the EPROM-based GDT into the RAM data segment alias.
        mov of misting dt_alias aum frampse hiGet maddressability qto of DT and faria
        mov
                 ds, si
                 si,cs:[bx].tss_alias ; Get selector for TSS alias
        mov
                 es, si TGO to esta perint ES at alias data begment
        mov
        Isl battax, siviles tend and group; Get length of TSS alias a.xs.
        mov
                Tsi, cs: [bx] tss_sel boo e; Get TSS selector
                 dx, si pld ton at TOO to gar. Get, alias access rights bad
        lar
                                           ; Jump if invalid reference
                 bad tss
        jnz
                 tido mossa et refesiae mos a fapinifini-seablibg, ed dl, dh is tido to refesiae i Save TSS descriptor access byte vom dh, not DPL mossa et i lignore privilege mossa que i lao dh, TSS_ACCESS o refesiae i See, if TSS anile_fbl.is vom
        mov
        and
        cmp
                 bad_tss TOI MOSGS startingJump tip not find oseb_fbl.xd
        inz
        1s1 TGO GX, sit of a gata and be qui Get, length of EPROM based TSS cmp cx, TSS_SIZE-1 ; Verify it is of proper size
        jb rosis bad tss s stab sails TGO; Jump if it is not big enough
         Setup for moving the EPROM-based TSS to RAM
        DS points at GDT
                                 Copy all task's TSS and LDT segments into RAM
                 [sil.access, DS_ACCESS ; Make TSS into data segment
                ods, sig sient to tell entit Point DS at EPROM TSSient, xd
        mov
                                   ; Copy DS segment to ES with zero fillest voos
        call
                 copy_with_fill
                           MAR old ment wigo CX has copy count, AX-CX fill count
         Set the GDT TSS limit and base address to the RAM values.
                 ax, gdt_alias
                                           ; Restore GDT addressing voca
        mov
                 ds.ax
                 es.ax iteel lating off quinata the TGJ bns ,TGO ,EET TW
di,cs:[bx].tss_sel ; Get TSS selector
        mov
        mov
                 si,cs:[bx].tss_aliasq ; Get RAM alias selector; bg.xd
                                            ; Copy limit
        movswise inspose stab sails TOI; Copy low 16 bits of address
        lodswappraint bas grove not Tall; Get high 8 bits of addressal
                ah, dl seet tenit and the Mark as TSS descriptor inste
        stoswastinwasvo el asas MAR wal is Fill in high address and access bytes
                    Ixetnos 090 inerrus ad Copy reserved word
         : Helt here if GDT is not big enough
```

```
ax, temp_stack-initial_qdt; Setup SS with valid protected mode
               ss, ax X8:20 vd to beining iselector to the RAM GDT and stack
       mov
               x or
                                     ; Any references to it will cause X8
       lldt
                                     ; an exception causing shutdown
               ax, save_tss-initial_gdt; Set initial TSS into the low RAM
       mov
               ax level at 227 to anad fraThe task switch needs a valid TSS Id
       ltr
         Copy the EPROM-based GDT into the RAM data segment alias.
       First the descriptor for the RAM data segment must be copied into
       the temporary GDT.
               si,cs:[bx],tsa_siiss ; Get selector for TSS siiss
            ax, gdt_desc[bp].limit ; Get size of GDT
              ax,6*size desc-1 Be sure the last entry expected by
                         notables 227; sothis code is inside the GDT
               bad_qdtigit seesse selle; Jump if GDT is not big enough
       1 b
                Jump if invalid reference
               bx,qdt_desc-initial_gdt; Form selector to EPROM GDT
           olydsi, qdt_alias 1 10 ab 227 ; Get selector of GDT alias 16
               copy_EPROM_dtsllvlig sig; Copy into EPROM J90 ion, db
               si, idt_alias 227 11; Get selector of IDT alias
               bx,idt_desc-initial_gdt ; Indicate EPROM IDT
       mov
       call
               copv_EPROM_dt
             ax, gdt_desc-initial_gdt; Setup addressing into EPROM GDT
       mov
               dist, are respond to st it without i
       mov
              bx,qdt_alias Get GDT alias data segment selector
       mov
                                     ; Set GDT to RAM GDT
              [bx]
       ladt
                              MAS of ; SS and TR remain in low RAM
                                                          DS points at GDT
         Copy all task's TSS and LDT segments into RAM
               Isil. mocess, DS_ACCESS ; Maie TSS into data segment
              bx, task_list[bp] as all ; Define list of tasks to setup
       lea
copy_task_Toopyes nile 23 of inampse 20 your
       calls II copy tasks was you and ; Copy them into RAM
       add
              bx, size task_entry
                                  ; Go to next entry
              ax, cs:[bx].tss_sel : See if there is another entry
       mov
       or
              ax,ax
              copy_task_loops TGO stoles8 :
       jnz
         With TSS, GDT, and LDT set, startup the initial task! #8.25
;
              bx, gdt_aliase sails MAR; Point DS at GDTs . [xd]:es, is
       mov
       m o v
              ds,bx
              bx, idt_alias id 0 vol ; Get IDT alias data segment selector
       mov
       lidt
              [bx] abba to siid 8 dgid; Set IDT for errors and interrupts of
              start_pointer[bp]227 an a Start the first task! 15.48 von
       jmp
      salvd seess but seembbs dgid of if The low RAM area is overwritten with
                       brow bevisest 490 the current CPU context
bad_gdt:
       h1t
                                     ; Halt here if GDT is not big enough
```

```
Test the descriptor table size in AX to verify that it is an
               even number of descriptors in length worses words and year and of the
test_dt_limit proc TGJ tag of 22T aganbbA ;
                                                                                              ds.cs:[bx].tss_alias
                              ax 198 bns IT proteSave lengthsam 1981T for is
               push
               and
                               al, 7 see Tol on the elds of Look at low order bits bloom
                                                                             ; Must be all ones
                              a1,7
                              ax notable TGJ staRestore length
               pop
                              bad_dt_limit nosquasab sesT ;
               jne
                                   Jump if invalid selector
                                                                             ; A11 OK
               ret
bad_dt_limit: tyd seepen notgingseb TG1 evel :
                                                  !sidniore privilege
                       resqueses TGJ na el 11 erus el ;
test_dt_limit endp
                                     es: [si], access, DS_ACCESS; Mark LDT as data sagnent
                   Copy the EPROM DT at selector BX in the temporary GDT to the alias
               data segment at selector SI. Any improper descriptors or limits
               will cause shutdown! swall to verify it wall no but to test to
copv_EPROM_dt
                                   MAS of year, boog if the inseges sells TGJ and entered, ss ; Point ES:DI at temporary descriptor
                              8 x . 5 5
               mov
                               es, ax notonise sails thi ted : calls_thi.ixdl:co.is vom
                               es: [bx].access, DS_ACCESS; Mark descriptor as a data segment
               mov
                               es:[bx].nes,0 to dipmet ; Clear reserved word taxas [el
               mov
               1 5 1
                               ax, bx bilev et il vi; Get limit of EPROM DT best
                       Insaczazatia Mas ofat Tol vioSave for later to drie voco
                               test_dt_limit
                                                                            ; Verify it is a proper limit
               mov
                          rdi, gdt_desc-initial_gdt; Address EPROM GDT in DS and the
               mov
                              ds, di
               mov
                              di, temp_desc-initial_qdt; Get selector for temporary descriptor
                              di solosise TGJ stole Save offset for later use as selector
               push
                                         ontersabbs Too sautis Get alias segment size bores von
               lodsw
               call
                               test_dt_limit
                                                                            ; Verify it is an even multiple of
                                                                            ; descriptors in length x5,85 von
                                  Final TOJ MAR and signet length into temporary
               stosw
                              seconds stid at wal sat strongly remaining entries into temporary
               movsw
              movsw
                                             ; Get the high 8 bits
              movsw
              popular exessa bas sessible doid ; ES now points at the GDT alias area
                                            brow bevisses vio DS now points at EPROM DT as data
               mov
                                                                             ; Copy segment to alias with zero fill
                                                                    and; CX is copy count, AX-CX is fill count
                                                                             ; Fall into copy_with_fill
                                                                                                                                                    : 1bl_bsd
                               t Halt here if LDT is invelid
copy_EPROM_dt
                              endo
```

```
See if a valid LDT is specified for the startup task
                        If so then copy the EPROM version into the RAM alias. It is admin never
                        mov
                                                ds,cs:[bx].tss_alias ; Address TSS to get LDT 0000
                                                si, ds: word ptr LDT_OFFSET
                        mov
                                                si, not TIRPL_MASK 18 1 1 gnore TI and RPL
                         and
                                                no_ldtild rabro wol is sposkip this if no LDT used la
                         jz
                                                                             Must be ell ones
                                                                                    dignal anoiesSave LDT selector
                        push
                                                5 i
                                                                                                                       ; Test descriptor limit_1b_bad
                         lar
                                                dx, si
                                                                                                                      ; Jump if invalid selector
                                               bad_ldt
                        jnz
                        mov
                                                                                                                      ; Save LDT descriptor access byte limit_1b_bad
                                                dh, not DPL
                                                                                                                    ; Ignore privilege
                        and
                                              dh, DT_ACCESS
                        cmp
                                                                                                                    ; Be sure it is an LDT descriptor
                                                                                                                     ; Jump if invalid
                                                                                                                                                                                          test_dt_limit endp
                                               bad_ldt
                        ine
                                              es:[si].access,DS_ACCESS; Mark LDT as data segment
                        movette dis, sir Tdd verondes and perfect ops set sepand up TRAT and the movette dis, sir to produce the root of the set 
                                                                                                                      ; Verify it is valid objude seuss live
                        call
                                          test_dt_limit
                                             cx,ax
                        mov
                                                                                                                      ; Save for later
                           Examine the LDT alias segment and, if good, copy to RAM
                          Point ES:DI at temporary descriptor
                        mov si,cs:[bx].ldt_alias ; Get ldt alias selector mov si,cs:[bx].ldt_alias ; Point ES at alias segment
                                             ax, si brow bayrasan no; Get length of allas segment
                       1 = 1
                                              test_dt_limit 1 to limit; Wenify it is valid xd.xa
                       call
                                       copy_with_fill stal not space LDT into RAM alias segment vam
                                                 Verify it is a proper limit
                                                                                                                                                                     call test_dt_limit
                            Set the LDT limit and base address to the RAM copy of the LDT.
                   mov si,cs:[bx].ldt_alias ; Restore LDT alias selector
                    repoplate disen ratal not lastic appressione LDT selector
                                            ax, gdt_alias ages estis; Restore GDT addressing
                      mov
                      mov to sidis, axin nevs as at it years; it is it is a second of the state of the second of the secon
                                                    s, ax command and dignal ; Move the RAM LDT limit
                    Thousand plat saining grintener varmove the low 16 bits across
                      lodsw
                                                                                ; Get the high 8 bits
                                                                                                                     ; Mark as LDT descriptor
                                             ah, dl
                       stosw to lie TGC and in storing wor; Set high address and access rights q
movswb sa TG MDR9 is storing wor; Copy reserved word
no_ldt: list erss dilu satis of inompse vool
                      arecto Ilit el XO-XA , inuos voos el: XAll done
                                                      : Fall into copy_with_fill
bad_ldt:
                       h1t
                                                                                                                     ; Halt here if LDT is invalid
                                                                                                                                                                                                copy_EPRDM_d1 endo
copy_tasks
                                        endp
```

```
Copy the segment at DS to the segment at ES for length CX.
       Fill the end with AX-CX zeros. Use word operations for speed but
       allow odd byte operations.
copy_with_fill proc
        xor
               5 i , 5 i
                                    ; Start at beginning of segments
       xor
               di, di
       sub
               ax,cx
                                       ; Form fill count
       add
               cx, 1
                                       ; Convert limit to count
                                       ; Allow full 64K move
       rcr
               cx, 1
  rep
       movsw
                                      ; Copy DT into alias area
        xchq
               ax,cx
                                      ; Get fill count and zero AX
       inc
               even_copy
                                      ; Jump if even byte count on copy
       movsb
                                       ; Copy odd byte
       or
                cx,cx
               exit_copy
       jz
                                       ; Exit if no fill
       stosb
                                       ; Even out the segment offset
       dec
                                       ; Adjust remaining fill count
even_copy:
       shr
               cx, 1
                                       ; Form word count on fill
                                       ; Clear unused words at end
      stosw
               exit_copy
       jnc
                                       ; Exit if no odd byte remains
       stosb
                                      ; Clear last odd byte
exit_copy:
       ret
copy_with_fill endp
init code
               ends
```

end

Fill the end with Ax-CX zeros. Use word operations for the copy_with_fill proc

copy_with_fill proc

xor si,xi ; Start at beginning of regments and ax,ex ; Cera fill count sub ax,ex ; Cera fill count sub ax,ex ; Cera fill count sub ax,ex ; Cery DT into alias are conver moves ; Cepy odd byle court on copy cera conver conve

0-0

Appendix Appendix The instruction Set Instruct

Contents

| Opcode | B-1 B-5 |
|--------------------------------------|------------|
| Clocks | B-6 |
| Description | B-6 |
| Flags Modified | B-6 |
| Flags Undefined | B-6 |
| Operation | B-6 |
| Protected Mode Exceptions | B-6 |
| Real Address Mode Exceptions | B-7 |
| Protection Exceptions | B-7 |
| Error Codes | B-7 |
| #DF8 Double Fault (Zero Error Code) | B-8 |
| #GP 13 General Protection | |
| (Selector or Zero Error Code) | B-8 |
| #MF 16 Math Fault (No Error Code) | B-8 |
| #MP 9 Math Unit Protection Fault | |
| (No Error Code) | B-9 |
| #NM 7 No Math Unit Available | |
| (No Error Code) | B-9 |
| #NP 11 Not Present | |
| (Selector Error Code) | B-9 |
| #SS 12 Stack Fault (Selector or Zero | |
| Error Code) E | 3-10 |
| #TS 10 Invalid Task State Segment | |
| (Selector Error Code) E | 3-10 |
| #UD 6 Undefined Opcode | |
| (No Error Code) E | 3-11 |
| Privilege Level and Task Switching | |
| on the iAPX 286 B | 3-11 |
| AAA-XOR B-14 thru B- | 111 |
| | |

Appendix

APPENDIX B THE IAPX 286 INSTRUCTION SET

This section presents the iAPX 286 instruction set using Intel's ASM286 notation. All possible operand types are shown. Instructions are organized alphabetically according to generic operations. Within each operation, many different instructions are possible depending on the operand. The pages are presented in a standardized format, the elements of which are described in the following paragraphs.

Opcode

This column gives the complete object code produced for each form of the instruction. Where possible, the codes are given as hexadecimal bytes, presented in the order in which they will appear in memory. Several shorthand conventions are used for the parts of instructions which specify operands. These conventions are as follows:

n: (n is a digit from 0 through 7) A ModRM byte, plus a possible immediate and displacement field follow the opcode. See figure B-1 for the encoding of the fields. The digit n is the value of the REG field of the ModRM byte. To obtain the possible hexadecimal values for /n, refer to column n of table B-1. Each row gives a possible value for the effective address operand to the instruction. The entry at the end of the row indicates whether the effective address operand is a register or memory; if memory, the entry indicates what kind of indexing and/or displacement is used. Entries with D8 or D16 signify that a onebyte or two-byte displacement quantity immediately follows the ModRM and optional immediate field bytes. The signed displacement is added to the effective address offset.

/r: A ModRM byte that contains both a register operand and an effective address

operand, followed by a possible immediate and displacement field. See figure B-2 for the encoding of the fields. The ModRM byte could be any value appearing in table B-1.

The column determines which register operand was selected; the row determines the form of effective address. If the row entry mentions D8 or D16, then a one-byte or two-byte displacement follows, as described in the previous paragraph.

cb: A one-byte signed displacement in the range of -128 to +127 follows the opcode. The displacement is sign-extended to 16 bits, and added modulo 65536 to the offset of the instruction FOLLOWING this instruction to obtain the new IP value.

cw: A two-byte displacement is added modulo 65536 to the offset of the instruction FOLLOWING this instruction to obtain the new IP value.

cd: A two-word pointer which will be the new CS:IP value. The offset is given first, followed by the selector.

db: An immediate byte operand to the instruction which follows the opcode and ModRM bytes. The opcode determines if it is a signed value.

dw: An immediate word operand to the instruction which follows the opcode and ModRM bytes. All words are given in the iAPX 286 with the low-order byte first.

+rb: A register code from 0 through 7 which is added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte. The codes are: AL=0, CL=1, DL=2, BL=3, AH=4, CH=5, DH=6, and BH=7.

/n Instruction Byte Format

| mod | e row dete | r/m | imm. low ⁽¹⁾ | imm. high ⁽¹⁾ | disp-low | disp-high |
|-----|------------|-------|-------------------------|--------------------------|--------------|----------------|
| 7 6 | 5 4 3 | 2 1 0 | 0 mentions D.7 | Otat, the 7 | Odardized 17 | Inted in a Tra |

"mod" Field Bit Assignments

| displbomnent in | cb: A one-byte signed | Displacement | |
|--|-----------------------|--|--|
| 00 01 01 01 01 01 01 01 01 01 01 01 01 0 | DISP = disp-low s | ow and disp-high are absent ign-extended to 16-bits, disp-high is disp-low | |

inhorn bebbs at tremposingle by d"r/m" Field Bit Assignments

| FOLLOWING this myruction to obtain | Operand Address |
|---|---|
| nes IP value. 000 100 100 100 100 100 100 100 100 100 | (BX) + (SI) + DISP (BX) + (DI) + DISP (BP) + (SI) + DISP (BP) + (DI) + DISP (SI) + DISP (DI) + DISP (BP) + DISP(2) (BX) + DISP |

DISP follows 2nd byte of instruction (before data if required). To and not such a lidizage a saving work loss

operand, followed by a possible immediate

NOTES:

- 1. Opcode indicates presence and size of immediate value. The control indicates presence and size of immediate value.
- 2. Except if mod=00 and r/m=110 then EA=disp-high: disp-low.

Figure B-1. /n Instruction Byte Format

Table B-1. ModRM Values

| Rb = | AL | CL | DL | BL | AH | CH | DH | ВН | |
|--|------|---------|------|----------|------|-------------|-------|--------------|--------------------------|
| Rw = | AX | CX | DX | BX | SP | BP | SI | DI | |
| REG de again | 0 | ol-qrib | 2 | dpig .mn | 4 | (1)/151 .11 | 6 | U Z J | 1 bom |
| ModRM values: | 0.7 | | 7 0 | | 7 0 | | 7.0 | 1 | Effective address: |
| | 00 | 08 | 10 | 18 | 20 | 28 | 30 | 38 | [BX + SI] |
| | 01 | 09 | 11 | 19 | 21 | 29 | 31 | 39 | [BX + DI] |
| | 02 | OA | 12 | 1A | 22 | 2A | 32 | 3A | [BP + SI] |
| | 03 | 0B | 13 | 1B | 23 | 2B | 33 | 3B | [BP + DI] |
| Control of the Contro | 04 | 0C | 14 | 1C | 24 | 2C | 34 | 3C | [SI] |
| | 05 | 0D | 15 | 1D | 25 | 2D | 35 | 3D | [DI] 00 |
| | 06 | 0E | 16 | 1E | 26 | 2E | 36 | 3E | D16 (simple var) |
| | 07 | 0F | 17 | 1F | 27 | 2F | 37 | 3F | [BX] |
| | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 | $[BX + SI] + D8^{(1)}$ |
| | 41 | 49 | 51 | 59 | 61 | 69 | 71 | 79 | [BX + DI] + D8 |
| | 42 | 4A | 52 | 5A | 62 | 6A | 72 | 7A | [BP + SI] + D8 |
| | 43 | 4B | 53 | 5B | 63 | 6B | 73 | 7B | [BP + DI] + D8 |
| | 44 | 4C | -54 | 5C | 64 | 6C | 74 | 7C | [SI] + D8 |
| | 45 | 4D | 55 | 5D V | 65-8 | 6D | 75 | 7D | [DI] + D8 |
| - | 46 | 4E | 56 | 5E | 66 | 6E | 76 | 7E | [BP] + D8 ⁽²⁾ |
| | 0.47 | 4F | 57 | 5F | 67 | 6F | 77 | 7F | [BX] + D8 |
| cs | 80 | 88 | 90 | 98 | A0 | A8 | B0 | B8 | [BX + SI] + D16(3 |
| | 81 | 89 | 91 | 99 | A1 | A9 | B1 | В9 | [BX + DI] + D16 |
| 80 | 82 | 8A | 92 | 9A | A2 | AA | B2 | BA | [BP +SI] + D16 |
| | 83 | 8B | 93 | 9B | A3 | AB | B3 | BB | [BP + DI] + D16 |
| | 84 | 8C | 94 | 9C | A4 | AC | B4 | BC | [SI] + D16 |
| | 85 | 8D | 95 | 9D | A5 | AD | B5 | BD | [DI] + D16 |
| | 86 | 8E | 96 | 9E | A6 | AE | B6 | BE | $[BP] + D16^{(2)}$ |
| | 87 | 8F | 97 | 9F | A7 | AF | B7 | BF | [BX] + D16 |
| | CO | C8 | D0 | D8 | E0 | E8 | F0 | F8 | Ew=AX Eb=AL |
| | C1 | C9 | D1 | D9 | E1 b | E9 m | \3°F1 | F9 | EW=CX Eb=CL |
| - | C2 | CA | D2 | DA | E2 | EA | F2 | FA | Ew=DX Eb=DL |
| | C3 | | D3 | DB | E3 | EB | F3 | FB m | Ew=BX Eb=BL |
| - | C4 | CC | D4 | DC | E4 | EC | F4 | FC | Ew=SP Eb=AH |
| | C5 | | - D5 | DD | E5 | ED | F5 | FD 00 | Ew=BP Eb=CH |
| | C6 | | D6 | DE | E6 | EE | F6 | FE 10 | Ew=SI Eb=DH |
| | C7 | CE(S) | D7 | DF | E7 | EF | F7 | FF 01 | Ew=DI Eb=BH |

NOTES:

- 1. D8 denotes an 8-bit displacement following the ModRM byte that is sign-extended and added to the index.
- Default segment register is SS for effective addresses containing a BP index; DS is for other memory effective addresses.
- 3. D16 denotes the 16-bit displacement following the ModRM byte that is added to the index.

2. Except if mod=00 and r/m=110 then EA=disp-high: disp-low.

1. Opcode indicates presence and size of immediate field.




Figure B-2. /r Instruction Byte Format

+rw: A register code from 0 through 7 which is added to the hexadecimal byte given at the left of the plus sign to form a single opcode byte. The codes are: AX=0, CX=1, DX=2, BX=3, SP=4, BP=5, SI=6, and DI=7.

Instruction

This column gives the instruction mnemonic and possible operands. The type of operand used will determine the opcode and operand encodings. The following entries list the type of operand which can be encoded in the format shown in the instruction column. The Intel convention is to place the destination operand as the left hand operand. Source-only operands follow the destination operand.

In many cases, the same instruction can be encoded several ways. It is recommended that you use the shortest encoding. The short encodings are provided to save memory space.

cb: a destination instruction offset in the range of 128 bytes before the end of this instruction to 127 bytes after the end of this instruction.

cw: a destination offset within the same code segment as this instruction. Some instructions allow a short form of destination offset. See cb type for more information.

cd: a destination address, typically in a different code segment from this instruction. Using the cd: address form with call instructions saves the code segment selector.

db: a signed value between -128 and +127 inclusive which is an operand of the instruction. For instructions in which the db is to be combined in some way with a word operand, the immediate value is sign-extended to form a word. The upper byte of the word is filled with the topmost bit of the immediate value.

dw: an immediate word value which is an operand of the instruction.

eb: a byte-sized operand. This is either a byte register or a (possibly indexed) byte memory variable. Either operand location may be encoded in the ModRM field. Any memory addressing mode may be used.

ew: a word-sized operand. This is either a word register or a (possibly indexed) word memory variable. Either operand location may be encoded in the ModRM field. Any memory addressing mode may be used.

m: a memory location. Operands in registers do not have a memory address. Any memory addressing mode may be used.

mb: a memory-based byte-sized operand. Any memory addressing mode may be used.

mw: a memory-based word operand. Any memory addressing mode may be used.

md: a memory-based pointer operand. Any memory addressing mode may be used.

rb: one of the byte registers AL, CL, DL, BL, AH, CH, DH, or BH.

rw: one of the word registers AX, CX, DX, BX, SP, BP, SI, or DI.

xb: a simple byte memory variable without a base or index register. MOV instructions between AL and memory have this optimized form if no indexing is required.

xw: a simple word memory variable without a base or index register. MOV instructions between AX and memory have this optimized form if no indexing is required.

This column gives the number of clock cycles that this form of the instruction takes to execute. The amount of time for each clock cycle is computed by dividing one microsecond by the number of MHz at which the 80286 is running. For example, a 10-MHz 80286 (with the CLK pin connected to a 20-MHz crystal) takes 100 nanoseconds for each clock cycle.

The clock counts establish the maximum execution rate of the 80286. With no delays in bus cycles, the actual clock count of an 80286 program will average 5-10% more than the calculated clock count due to instruction sequences that execute faster than they can be fetched from memory.

Some instruction forms give two clock counts, one unlabelled and one labelled. These counts indicate that the instruction has two different clock times for two different circumstances. Following are the circumstances for each possible label:

mem: The instruction has an operand that can either be a register or a memory variable. The unlabelled time is for the register; the mem time is for the memory variable. Also, one additional clock cycle is taken for indexed memory variables for which all three possible indices (base register, index register, and displacement) must be added.

noj: The instruction involves a conditional jump or interrupt. The unlabelled time holds when the jump is made; the noj time holds when the jump is not made.

pm: The instruction takes more time to execute when the 80286 is in Protected Mode. The unlabelled time is for Real Address Mode; the pm time is for Protected Mode.

This is a concise description of the operation performed for this form of the instruction. More details are given in the "Operation" section that appears later in this chapter.

+ NW. A register cour moin o anconger a

Flags Modified

This is a list of the flags that are set to a meaningful value by the instruction. If a flag is always set to the same value by the instruction, the value is given ("=0" or "=1") after the flag name.

Flags Undefined

This is a list of the flags that have an undefined (meaningless) setting after the instruction is executed.

All flags not mentioned under "Flags Modified" or "Flags Undefined" are unchanged by the instruction.

Operation

This section fully describes the operation performed by the instruction. For some of the more complicated instructions, suggested usage is also indicated.

Protected Mode Exceptions

The possible exceptions involved with this instruction when running under the iAPX 286 Protected Mode are listed below. These exceptions are abbreviated with a pound sign (#) followed by two capital letters and an optional error code in parenthesis. For example, #GP(0) denotes the general protection exception with an error code of zero. The next section describes all of the iAPX 286 exceptions and the machine state upon entry to the exception.

If you are an applications programmer, consult the documentation provided with your operating system to determine what actions are taken by the system when exceptions occur.

Real Address Mode Exceptions

Since less error checking is performed by the iAPX 286 when it is in Real Address Mode, there are fewer exceptions in this mode. One exception that is possible in many instructions is #GP(0). Exception 13 is generated whenever a word operand is accessed from effective address 0FFFFH in a segment. This happens because the second byte of the word is considered located at location 10000H, not at location 0, and thus exceeds the segment's addressability limit.

Protection Exceptions

In parallel with the execution of instructions, the protected-mode iAPX 286 checks all memory references for validity of addressing and type of access. Violation of the memory protection rules built into the processor will cause a transfer of program control to one of the interrupt procedures described in this section. The interrupts have dedicated positions within the Interrupt Descriptor Table, which is shown in table B-2. The interrupts are referenced within the instruction set pages by a pound sign (#) followed by a two-letter mnemonic and the optional error code in parenthesis.

Error Codes and this because a noitourtani

Some exceptions cause the iAPX 286 to pass a 16-bit error code to the interrupt proce-

dure. When this happens, the error code is the last item pushed onto the stack before control is transferred to the interrupt procedure. If stacks were switched as a result of the interrupt, the error code appears on the interrupt procedure's stack, not on the stack of the task that was interrupted.

The error code generally contains the selector of the segment that caused the protection violation. The RPL field (bottom two bits) of the error code does not, however, contain the privilege level. Instead, it contains the following information:

- Bit 0 contains the value 1 if the exception was detected during an interrupt caused by an event external to the program (i.e., an external interrupt, a single step, a processor extension not-present exception, or a processor extension segment overrun). Bit 0 is 0 if the exception was detected while processing the regular instruction stream, even if the instruction stream is part of an external interrupt handling procedure or task. If bit 0 is set, the instruction pointed to by the saved CS:IP address is not responsible for the error.
- Bit 1 is 1 if the selector points to the Interrupt Descriptor Table. In this case, bit 2 can be ignored, and bits 3-15 contain the index into the IDT.

| | the iAPX 286 | B-2. Protection Exceptions of |
|--|--------------|-------------------------------|
|--|--------------|-------------------------------|

| Abbreviation | Interrupt Number | | Description |
|--|--|------------------------------------|--|
| Hoo, the 9M# ting point of the 10 mg and 10 mg | This LENV, and Information of the fault ocurrence in 01 accompanies of the fault ocurrence in 61 accompanies of the fault ocurrence ocurre | ection plions cition imit | Undefined Opcode No Math Unit Available Double Fault Math Unit Protection Fault Invalid Task State Segment Not Present Stack Fault General Protection Math Fault |

Bit 1 is 0 if the selector points to the Global or Local Descriptor Tables. In this case, bits 2-15 have their usual selector interpretation: bit 2 selects the table (1=Local, 0=Global), and bits 3-15 are the index into the table.

In some cases the iAPX 286 chooses to pass an error code with no information in it. In these cases, all 16 bits of the error code are zero.

The existence and type of error codes are described under each of the following individual exceptions.

#DF 8 Double Fault (Zero Error Code)

This exception is generated when a second exception is detected while the processor is attempting to transfer control to the handler for an exception. For instance, it is generated if the code segment containing the exception handler is marked not present. It is also generated if invoking the exception handler causes a stack overflow.

This exception is not generated during the execution of an exeception handler. Faults detected within the instruction stream are handled by regular exceptions.

The error code is normally zero. The saved CS:IP will point at the instruction that was attempting to execute when the double fault occurred. Since the error code is normally zero, no information on the source of the exception is available. Restart is not possible.

#GP 13 General Protection (Selector or Zero Error Code)

This exception is generated for all protection violations not covered by the other exceptions in this section. Examples of this include:

1. An attempt to address a memory location by using an offset that exceeds the limit for the segment involved.

- 2. An attempt to jump to a data segment.
- 3. An attempt to load SS with a selector for a read-only segment.
- 4. An attempt to write to a read-only segment.

If #GP occurred while loading a descriptor, the error code passed contains the selector involved. Otherwise, the error code is zero.

If the error code is not zero, the instruction can be restarted if the erroneous condition is rectified. If the error code is zero either a limit violation, a write protect violation, or an illegal use of invalid segment register occurred. An invalid segment register contains the values 0-3. Generally, a limit fault on MOVS, CMPS, INS, OUTS, or STOS is not restartable. A write protect fault on ADC, SBB, RCL, RCR, or XCHG also is not restartable.

#MF 16 Math Fault (No Error Code)

This exception is generated when the numeric processor extension (the 80287) detects an error signalled by the ERROR input pin leading from the 80287 to the 80286. The ERROR pin is tested at the beginning of most floating point instructions, and when a WAIT instruction is executed with the EM bit of the Machine Status Word set to 0 (i.e., no emulation of the math unit). The floating point instructions that do not cause the ERROR pin to be tested are FNCLEX, FNINIT, FSETPM, FNSTCW, FSTCW, FNSTSW, FSTSW, FNSAVE, FSAVE, FNSTENV, and FSTENV.

If the handler corrects the error condition causing the exception, the floating point instruction that caused #MF can be restarted. This is not accomplished by IRET, however, since the fault occurs at the floating point instruction that follows the offending instruction. Before restarting the numeric instruc-

tion, the handler must obtain from the 80287 the address of the offending instruction and the address of the optional numeric operand.

#MP 9 Math Unit Protection Fault 20 VOM (No Error Code)

This exception is generated if the numeric operand is larger than one word and has the second or subsequent words outside the segment's limit. Not all math addressing errors cause exception 9. If the effective address of an ESCAPE instruction is not in the segment's limit, or if a write is attempted on a read-only segment, exception 13 will occur. The #MP exception occurs during the execution of the numeric instruction by the 80287. Thus, the 80286 may be in an unrelated instruction stream at the time.

The offending floating point instruction cannot be restarted; the task which attempted to execute the offending numeric instruction must be aborted. However, if the exception interrupted another task, it may be restarted. The exception handler *must* execute FNINIT before executing any ESCAPE or WAIT instruction.

#NM 7 No Math Unit Available and nedw to (No Error Code)

This exception occurs when any floating point instruction is executed while the EM bit or the TS bit of the Machine Status Word is 1. It also occurs when a WAIT instruction is encountered and both the MP and TS bits of the Machine Status Word are 1.

Depending on the setting of the MSW bits that caused this exception, the exception handler could provide emulation of the 80287, or it could perform a context switch of the math processor to prepare it for use by another task.

The instruction causing #NM can be restarted if the handler performs a numeric context

switch. If the handler provided emulation of the math unit, it should advance the return pointer beyond the floating point instruction that caused NM.

#NP 11 Not Present (Selector Error Code)

This exception occurs when CS, DS, ES, or the Task Register is loaded with a descriptor that is marked not present but is otherwise valid. It can occur in an LLDT instruction, but the #NP exception will not occur if the processor attempts to load the LDT register during a task switch. A not-present LDT encountered during a task switch causes the #TS exception.

The error code passed is the selector of the descriptor that is marked not present.

Typically, the Not Present exception handler is used to implement a virtual memory system. The operating system can swap inactive memory segments to a mass-storage device such as a disk. Applications programs need not be told about this; the next time they attempt to access the swapped-out memory segment, the Not Present handler will be invoked, the segment will be brought back into memory, and the offending instruction within the applications program will be restarted.

If #NP is detected on loading CS, DS, or ES in a task switch, the exception occurs in the new task, and the IRET from the exception handler jumps directly to the next instruction in the new task.

The Not Present exception handler must contain special code to complete the loading of segment registers when #NP is detected in loading the CS or DS registers in a task switch and a trap or interrupt gate was used. The DS and ES registers have been loaded but their descriptors have not been loaded. Any memory reference using the segment register may cause exception 13. The #NP

exception handler should execute code such as the following to ensure full loading of the segment registers:

MOV AX,DS
MOV DS,AX
MOV AX,ES
MOV AX,ES
MOV ES,AX
MOV ES

#SS 12 Stack Fault (Selector or Zero Error Code)

This exception is generated when a limit violation is detected in addressing through the SS register. It can occur on stack-oriented instructions such as PUSH or POP, as well as other types of memory references using SS such as MOV AX,[BP+28]. It also can occur on an ENTER instruction when there is not enough space on the stack for the indicated local variable space, even if the stack exception is not triggered by pushing BP or copying the display stack. A stack exception can therefore indicate a stack overflow, a stack underflow or a wild offset. The error code will be zero.

#SS is also generated on an attempt to load SS with a descriptor that is marked not present but is otherwise valid. This can occur in a task switch, an inter-level call, an inter-level return, a move to the SS instruction or a pop to the SS instruction. The error code will be non-zero.

#SS is never generated when addressing through the DS or ES registers even if the offending register points to the same segment as the SS register.

The #SS exception handler must contain special code to complete the loading of segment registers. The DS and ES registers will not be fully loaded if a not-present condition is detected while loading the SS register. Therefore, the #SS exception handler

should execute code such as the following to insure full loading of the segment registers:

MOV AX,DS MOV DS,AX = notice for the man of the MOV AX,ES MOV ES.AX

Generally, the instruction causing #SS can be restarted, but there is one special case when it cannot: when a PUSHA or POPA instruction attempts to wrap around the 64K boundary of a stack segment. This condition is identified by the value of the saved SP, which can be either 0000H, 0001H, 0FFFEH, or 0FFFFH.

#TS 10 Invalid Task State Segment (Selector Error Code)

This exception is generated when a task state segment is invalid, that is, when a task state segment is too small; when the LDT indicated in a TSS is invalid or not present; when the SS, CS, DS, or ES indicated in a TSS are invalid (task switch); when a TSS indicated an invalid privileged stack (inter-level call); or when the back link in a TSS is invalid (inter-task IRET).

#TS is not generated when the SS, CS, DS, or ES back link or privileged stack selectors point to a descriptor that is not present but otherwise is valid. #NP is generated in these cases.

The error code passed to the exception handler contains the selector of the offending segment, which can either be the Task State Segment itself, or a selector found within the Task State Segment.

The instruction causing #TS can be restarted.

#TS must be handled through a task gate.

#UD 6 Undefined Opcode (No Error Code)

This exception is generated when an invalid operation code is detected in the instruction stream. Following are the cases in which #UD can occur:

- 1. The first byte of an instruction is completely invalid (e.g., 64H).
- The first byte indicates a 2-byte opcode and the second byte is invalid (e.g., 0FH followed by 0FFH).
- An invalid register is used with an otherwise valid opcode (e.g., MOV CS,AX).
- An invalid opcode extension is given in the REG field of the ModRM byte (e.g., 0F6H /1).
- A register operand is given in an instruction that requires a memory operand (e.g., LGDT AX).

Since the offending opcode will always be invalid, it cannot be restarted. However, the #UD handler might be coded to implement an extension of the iAPX 286 instruction set. In that case, the handler could advance the return pointer beyond the extended instruction and return control to the program after the extended instruction is emulated. Any such extensions may be incompatible with iAPX 386.

Privilege Level and Task Switching on the iAPX 286

The iAPX 286 supports many of the functions necessary to implement a protected, multitasking operating system in hardware. This support is provided not by additional instructions, but by extension of the semantics of iAPX 86/88 instructions that change the value of CS:IP.

Whenever the iAPX 286 performs an intersegment jump, call, interrupt, or return, it consults the Access Rights (AR) byte found in the descriptor table entry of the selector associated with the new CS value. The AR byte determines whether the long jump being made is through a gate, or is a task switch, or is a simple long jump to the same privilege level. Table B-3 lists the possible values of the AR byte. The "privilege" headings at the top of the table give the Descriptor Privilege Level, which is referred to as the DPL within the instruction descriptions.

Each of the CALL, INT, IRET, JMP, and RET instructions contains on its instruction set pages a listing of the access rights checking and actions taken to implement the instruction. Instructions involving task switches contain the symbol SWITCH_TASKS, which is an abbreviation for the following list of checks and actions:

SWITCH_TASKS:

Locked set AR byte of new TSS descriptor to Busy TSS (Bit 1 = 1)

Current TSS cache must be valid with limit ≥ 43 else #TS (error code will be new TSS, but back link points at old TSS)

New TSS limit ≥ 43 else #TS (new TSS)

Save machine state in current TSS

If nesting tasks, set the new TSS link to the current TSS selector

Any exception will be in new context Else set the AR byte of current TSS descriptor to Available TSS (Bit 1 = 0)

Set the current TR to selector, base, and limit of new TSS

Set all machine registers to values from new TSS without loading descriptors for DS, ES, CS, SS, LDT Clear valid flags for LDT,SS,CS,DS,ES (not valid yet)

Set the Task Switched flag to 1 If nesting tasks, set the Nested Task flag to 1

LDT from the new TSS must be within GDT table limits else #TS(LDT)

AR byte from LDT descriptor must specify LDT segment else #TS(LDT)

THE IAPX 286 INSTRUCTION SET

AR byte from LDT descriptor must indicate PRESENT else #TS(LDT) = 0/41 elbosoft benifeshall @ 011/2 Load LDT cache with new LDT descriptor and set valid bit Set CPL to the RPL of the CS selector in the new TSS If new stack selector is null #TS(SS) If new stack selector is null #15(55)
SS selector must be within its descriptor table limits else #TS(SS)

#70(SS) DPL of SS descriptor must equal CPL else #TS(SS) SS descriptor AR byte must indicate writable data segment else #TS(SS) SS descriptor AR byte must indicate PRESENT else #SS(SS) nortouritant na to styd tarif ent ... Load SS cache with new stack segment and set valid bit New CS selector must not be null else #TS(CS) CS selector must be within its descriptor table limits else #TS(CS) CS descriptor AR byte must indicate code segment else #TS(CS) If non-conforming then DPL must equal CPL else #TS(CS) 10 (3.5) billiavini at styd bridges afft bridge If conforming then DPL must be ≤ CPL else #TS(CS) CS descriptor AR byte must indicate PRESENT else #NP(CS) Load CS cache with new code segment descriptor and set valid bit a driw beau at relation bills with new code segment descriptor and set valid bit a driw beau at relation bills with new code segment descriptor and set valid bit a driw beau at relation bills with new code segment descriptor and set valid bit a driw beau at relation bills. For DS and ES: wise valid opcode (e.g., MOV CS, AX If new selector is not null then perform following checks: Index must be within its descriptor table limits else #TS(segment selector) AR byte must indicate data or readable code else #TS(segment selector) the REG field of the ModRM byte (e.g. If data or non-conforming code then: DPL must be ≥ CPL else #TS(segment selector) DPL must be ≥ RPL else #TS(segment selector) Load cache with new segment descriptor and set valid bit

Since the offending opcode will always be invalid, it cannot be restarted. However, the #UD handler might be coded to implement an extension of the iAPX 286 instruction set. In that case, the handler could advance the return pointer beyond the extended instruction and return control to the program after the extended instruction is emulated. Any such extensions may be incompatible with

Each of the CALL, INT, IRET, IMP, and RET instructions contains on its instruction set pages a listing of the access rights checking and actions taken to implement the instruction. Instructions involving task switches contain the symbol SWITCH_TASKS, which is an abbreviation for the following list of checks and actions:

SWITCH_TASKS:

Current TSS cache must be valid with limit ≥ 43 else #TS (error code will be new TSS, but back link points at old TSS)
be new TSS limit ≥ 43 else #TS (new TSS)
hew TSS limit ≥ 43 else #TS (new TSS)
Save machine state in current TSS
lin nesting tasks, set the new TSS link to the current TSS selector
Any exception will be in new context Else set the AR byte of current TSS
descriptor to Available TSS (Bit 1 = 0)
Set the current TR to selector, base, and limit of new TSS
Set the current TR to selector, base, and limit of new TSS
Clear valid flags for LDT, SS, CS, DS, ES (not valid yet)
Set the Task Switched flag to 1
If nesting tasks, set the Nested Task flag to 1
If nesting tasks, set the Nested Task flag to 1
If now the new TSS must be within GDT table limits else #TS(LDT)
AR byte from LDT descriptor must specify LDT segment else #TS(LDT)

Table B-3. Hexadecimal Values for the Access Rights Byte

| | | resent, lege= | | | privi | sent, lege= | | Descriptor Type |
|-----|----|------------------|----|----|-------|----------------|----|--|
| 0 | 1 | 2 | 3 | 0 | 100 | 2 | 3 | pcode Instruction Ciocks |
| 00 | 20 | 40 | 60 | 80 | A0 | CO | E0 | Illegal 8 AAA |
| 01 | 21 | 41 | 61 | 81 | A1 | C1 | E1 | Available Task State Segment |
| 02 | 22 | 42 | 62 | 82 | A2 | C2 | E2 | Local Descriptor Table Segment |
| 03 | 23 | 43 | 63 | 83 | A3 | C3 | E3 | Busy Task State Segment |
| 04 | 24 | 44 | 64 | 84 | A4 | C4 | E4 | Call Gate carry, carry |
| 05 | 25 | 45 | 65 | 85 | A5 | C5 | E5 | Task Gate |
| 06 | 26 | 46 | 66 | 86 | A6 | C6 | E6 | Interrupt Gate California Califor |
| 07 | 27 | 47 | 67 | 87 | A7 | C7 | E7 | Trap Gate yarity sign, zero, parity |
| 08 | 28 | 48 | 68 | 88 | A8 | C8 | E8 | Illegal |
| 09 | 29 | 49 | 69 | 89 | A9 | C9 | E9 | Illegal |
| OA | 2A | 4A | 6A | 8A | AA | CA | EA | Illegal |
| 0B | 2B | 4B | 6B | 8B | AB | CB | EB | A should be executed only after an A lagell |
| OC. | 2C | 4C | 6C | 8C | AC | CC | EC | truction which leaves a byte result in lagell |
| 0D | 2D | 4D | 6D | 8D | AD | CD | ED | register. The lower nibbles of the opera lagell |
| 0E | 2E | 4E | 6E | 8E | AE | CE | EE | the ADD instruction should be in the railspell |
| 0F | 2F | 4F | 6F | 8F | AF | CF | EF | Illegal soon side of (stinib and) a downed |
| 10 | 30 | 50 | 70 | 90 | B0 | D0 | F0 | Expand-up, read only, ignored Data Segment |
| 11 | 31 | 51 | 71 | 91 | B1 | D1 | F1 | Expand-up, read only, accessed Data Segment |
| 12 | 32 | 52 | 72 | 92 | B2 | D2 | F2 | Expand-up, writable, ignored Data Segment |
| 13 | 33 | 53 | 73 | 93 | B3 | D3 | F3 | Expand-up, writable, accessed Data Segment |
| 14 | 34 | 54 | 74 | 94 | B4 | D4 | F4 | Expand-down, read only, ignored Data Segment |
| 15 | 35 | 55 | 75 | 95 | B5 | D5 | F5 | Expand-down, read only, accessed Data Segment |
| 16 | 36 | 56 | 76 | 96 | B6 | D6 | F6 | Expand-down, writable, ignored Data Segment |
| 17 | 37 | 57 | 77 | 97 | B7 | D7 | F7 | Expand-down, writable, accessed Data Segment |
| 18 | 38 | 58 | 78 | 98 | B8 | D8 | F8 | Non-conform, no read, ignored Code Segment |
| 19 | 39 | 59 | 79 | 99 | B9 | D9 | F9 | Non-conform, no read, accessed Code Segment |
| 1A | ЗА | 5A | 7A | 9A | BA | DA | FA | Non-conform, readable, ignored Code Segment |
| 1B | 3B | 5B | 7B | 9B | BB | DB | FB | Non-conform, readable, accessed Code Segment |
| 1C | 3C | 5C | 7C | 9C | BC | DC | FC | Conforming, no read, ignored Code Segment |
| 1D | 3D | 5D | 7D | 9D | BD | DD | FD | Conforming, no read, accessed Code Segment |
| 1E | 3E | 5E | 7E | 9E | BE | DE | FE | Conforming, readable, ignored Code Segment |
| 1F | 3F | 5F | 7F | 9F | BF | DF | FF | Conforming, readable, accessed Code Segment |

AAA—ASCII Adjust AL After Addition

| Opcode | Instruction | Clocks | Description | 2 3 | PHVITE | 0 |
|--------|-------------|--------------|-----------------------|----------|--------|---|
| 37 | AAA | 3 Illegali E | ASCII adjust AL after | addition | | |

FLAGS MODIFIED

Auxiliary carry, carry

FLAGS UNDEFINED

Overflow, sign, zero, parity

OPERATION

AAA should be executed only after an ADD instruction which leaves a byte result in the AL register. The lower nibbles of the operands to the ADD instruction should be in the range 0 through 9 (BCD digits). In this case, the AAA instruction will adjust AL to contain the correct decimal digit result. If the addition produced a decimal carry, the AH register is incremented, and the carry and auxiliary carry flags are set to 1. If there was no decimal carry, the carry and auxiliary carry flags are set to 0, and AH is unchanged. In

any case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, you can follow the AAA instruction with OR AL,30H.

The precise definition of AAA is as follows: if the lower 4 bits of AL are greater than nine, or if the auxiliary carry flag is 1, then increment AL by 6, AH by 1, and set the carry and auxiliary carry flags. Otherwise, reset the carry and auxiliary carry flags. In any case, conclude the AAA operation by setting the upper four bits of AL to zero.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

None

AAD—ASCII Adjust AX Before Division XA Jaulba 1102A—MAA

| Opcode | Instruction | Clocks | Description noticettent | |
|--------|-------------|------------|---------------------------------|--|
| D5 0A | AAD HE XA | ASC4pdjust | ASCII adjust AX before division | |

FLAGS MODIFIED JA edit ni vieritne benistnoo

Sign, zero, parity by the luxer JA and schosene

FLAGS UNDEFINED Tobalished the HA ni

Overflow, auxiliary carry, carry JA ni (finite

OPERATION

AAD is used to prepare two unpacked BCD digits (least significant in AL, most significant in AH) for a division operation which will yield an unpacked result. This is accom-

plished by setting AL to AL + (10 \times AH), and then setting AH to 0. This leaves AX equal to the binary equivalent of the original unpacked 2-digit number.

PROTECTED MODE EXCEPTIONS

AAM should be used only after executionON

REAL ADDRESS MODE EXCEPTIONS

Since the result is less than one hundred snoW

TAIN AOOH AUJUST AA AITEI MUITIPIYE AA 3251DA HOSA TOMA

| Opcode | Instruction | Clocks | Description | |
|--------|-------------|--------------|--------------------------------|--|
| D4 0A | AAM | taujo 16 DEA | ASCII adjust AX after multiply | |

FLAGS MODIFIED

Sign, zero, parity 0 of HA guittee nedt bas

FLAGS UNDEFINED

Overflow, auxiliary carry, carry

OPERATION

AAM should be used only after executing a MUL instruction between two unpacked BCD digits, leaving the result in the AX register. Since the result is less than one hundred, it is

contained entirely in the AL register. AAM unpacks the AL result by dividing AL by ten, leaving the quotient (most significant digit) in AH, and the remainder (least significant digit) in AL.

PROTECTED MODE EXCEPTIONS

AAD is used to prepare two unpacked snoN

REAL ADDRESS MODE EXCEPTIONS

will yield an unpacked result. This is a snoN

AAS—ASCII Adjust AL After Subtraction repetition and AAS—ACII Adjust AL After Subtraction repetition.

| Opcode | Instruction | Clocks | Description nollowisel | aboogo |
|------------|------------------|----------------|-----------------------------------|--------|
| 3F styd AB | byte reg SAAInto | Add w 8n carry | ASCII adjust AL after subtraction | 1\ 0 |

FLAGS MODIFIED ow offi brow All yraso ritiw bbA

Auxiliary carry, carry

FLAGS UNDEFINED now establishment years drive bbA

Overflow, sign, zero, parity Add one register and BA word Add word register and EA word

OPERATION

AAS should be executed only after a subtraction instruction which left the byte result in the AL register. The lower nibbles of the operands to the SUB instruction should have been in the range 0 through 9 (BCD digits). In this case, the AAS instruction will adjust AL to contain the correct decimal digit result. If the subtraction produced a decimal carry, the AH register is decremented, and the carry and auxiliary carry flags are set to 1. If there was no decimal carry, the carry and auxiliary carry flags are set to 0, and AH is unchanged.

In any case, AL is left with its top nibble set to 0. To convert AL to an ASCII result, you can follow the AAS instruction with OR AL, 30H.

The precise definition of AAS is as follows: if the lower four bits of AL are greater than 9. or if the auxiliary carry flag is 1, then decrement AL by 6, AH by 1, and set the carry and auxiliary carry flags. Otherwise, reset the carry and auxiliary carry flags. In any case, conclude the AAS operation by setting the upper four bits of AL to zero.

PROTECTED MODE EXCEPTIONS THE WORLD

REAL ADDRESS MODE EXCEPTIONS

None

ADC/ADD—Integer Additional and Addit

| peode | Instruction | Description | Clocks | uction | Instru | | ode | Орс |
|----------------|-----------------------|----------------|------------|-----------|--------|----|-----|-----|
| EA byte | byte register into EA | Add with carry | 2,mem=7 | eb,rb | ADC | | /r | 10 |
| o EA word | word register into E/ | Add with carry | 2,mem=7 | ew,rw | ADC | | Ir | 11 |
| e register | EA byte into byte red | Add with carry | 2,mem=7 | rb,eb | ADC | | Ir | 12 |
| rd register | EA word into word r | Add with carry | 2,mem=7 | rw,ew | ADC | | Ir | 13 |
| nto AL | immediate byte into | Add with carry | 3 oT .0 ot | AL,db | ADC | | db | 14 |
| into AX | immediate word into | Add with carry | 3 | AX,dw | ADC | | dw | 15 |
| nto EA byte | immediate byte into | Add with carry | 3,mem=7 | eb,db | ADC | db | 12 | 80 |
| into EA word | immediate word into | Add with carry | 3,mem=7 | ew,dw | ADC | dw | 12 | 81 |
| nto EA word | immediate byte into | Add with carry | 3,mem=7 | ew,db | ADC | db | /2 | 83 |
| | ter into EA byte | Add byte regis | 2,mem=7 | eb.rb | ADD | | /r. | 00 |
| | ster into EA word | Add word regi | 2,mem=7 | ew.rw | ADD | | Tro | 01 |
| WOIT AH: | nto byte register | Add EA byte in | 2,mem=7 | rb,eb | ADD | | dr | 02 |
| S should be d | nto word register | Add EA word i | 2,mem=7 | rw,ew | ADD | | Ir | 03 |
| | byte into AL | Add immediate | 3 | AL,db | ADD | | db | 04 |
| | word into AX | Add immediate | 3 A Inom | AX,dw | ADD | | dw | 05 |
| AL registe | byte into EA byte | Add immediate | 3,mem=7 | eb,db | ADD | db | /0 | 80 |
| rands to tibro | word into EA word | Add immediate | 3,mem=7 | ew,dw | ADD | dw | 10 | 81 |
| rd | byte into EA word | Add immediate | 3,mem=7 | ew,db | ADD | db | /0 | 83 |

FLAGS MODIFIED

Overflow, sign, zero, auxiliary carry, parity, carry

None

OPERATION

ADD and ADC perform an integer addition on the two operands. The ADC instruction also adds in the initial state of the carry flag. The result of the addition goes to the first operand. ADC is usually executed as part of a multi-byte or multi-word addition operation.

When a byte immediate value is added to a word operand, the immediate value is first sign-extended.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

AND—Logical AND

| Opcode | Instruction | Clocks | Description | nolfaurtani e | pood |
|--------|---|--|---|--|------|
| 20 | AND eb,rb AND ew,rw AND rb,eb AND rw,ew AND AL,db AND AX,dw AND eb,db AND ew,dw | 2,mem=7 2,mem=7 2,mem=7 2,mem=7 3 3 3,mem=7 3,mem=7 | Logical-AND Logical-AND Logical-AND Logical-AND Logical-AND Logical-AND | byte register into EA byte word register into EA word EA byte into byte register EA word into word register immediate byte into AX immediate byte into EA byte immediate word into EA wo | |

than the caller was entitled Dallom Spale

Overflow=0, sign, zero, parity, carry=0

FLAGS UNDEFINED

Auxiliary carry

#GP(0) if the result is in a nonnoitanago

Each bit of the result is a 1 if both corresponding bits of the operands were 1; it is 0 otherwise.

Interrupt 6. ARPL is not recognized in Real

PROTECTED MODE EXCEPTIONS

ARPL -- Adjust RPL Field of Selector

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

and the RPL field of the first operand is increased to match the second RPL. Otherwise, the zero flag is set to 0 and no change is made to the first operand.

ANTL - Adjust NPL Field of Selector

| Opcode | Instruction | Clocks | Description | notiousteni | pcode |
|--------|----------------------|--------|--------------|--------------------|-------------|
| | | | Adjust RPL o | f EA word not less | than RPL of |
| | vord register into E | | 2,mew=7 | AND ew,rw | 7) [|

FLAGS MODIFIED III s/vd etsibemmi GMA-IsoipoJ

Zero pive and one style into EA byte into EA byte

FLAGS UNDEFINED

None

segment. #GP(0) for an illegal NOITARAQO

The ARPL instruction has two operands. The first operand is a 16-bit memory variable or word register that contains the value of a selector. The second operand is a word register. If the RPL field (bottom two bits) of the first operand is less than the RPL field of the second operand, then the zero flag is set to 1 and the RPL field of the first operand is increased to match the second RPL. Otherwise, the zero flag is set to 0 and no change is made to the first operand.

ARPL appears in operating systems software, not in applications programs. It is used to guarantee that a selector parameter to a subroutine does not request more privilege than the caller was entitled to. The second operand used by ARPL would normally be a register that contains the CS selector value of the caller.

WIFE ISSIEUS WITE

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6. ARPL is not recognized in Real Address mode.

BOUND—Check Array Index Against Bounds on Illo — LIAO

| Opcode | Instruction Clocks | Description notionalent | |
|----------------|--------------------|-------------------------------|--|
| 62 /ribunted b | BOUND rw,md noj=13 | INT 5 if rw not within bounds | |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

BOUND is used to ensure that a signed array index is within the limits defined by a two-word block of memory. The first operand (a register) must be greater than or equal to the first word in memory, and less than or equal to the second word in memory. If the register is not within the bounds, an INTERRUPT 5 occurs.

The two-word block might typically be found just before the array itself and therefore would be accessible at a constant offset of -4 from the array, simplifying the addressing.

PROTECTED MODE EXCEPTIONS

INTERRUPT 5 if the bounds test fails, as described above. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

The second operand must be a memory operand, not a register. If the BOUND instruction is executed with a ModRM byte representing a register second operand, then fault #UD will occur.

REAL ADDRESS MODE EXCEPTIONS

INTERRUPT 5 if the bounds test fails, as described above. Interrupt 13 for a second operand at offset 0FFFDH or higher. Interrupt 6 if the second operand is a register, as described in the paragraph above.

The CALL cw form of the instruction adds modulo 65536 (the 2-byte operand) to the offset of the instruction following the CALL and sets IP to the resulting offset. The 2-byte offset of the instruction that follows the CALL is pushed onto the stack. It will be popped by a near RET instruction within the procedure. The CS register is not changed by this form.

The CALL ew form of the instruction is the same as CALL cw except that the operand specifies a memory location from which the

BOUND—Check Array Index Against Service CALL—Call Procedure Service Against Against Procedure Service Array Index Against Procedure Service Against Procedure Agai

| Opcode | Instruction | Clocks* | Description noticularity eboogs |
|----------------|----------------------|-----------|--|
| E8 cw | CALL cw w ton wa i | | Call near, offset relative to next instruction |
| FF /2 | CALL ew | 7,mem=11 | Call near, offset absolute at EA word |
| 9A cd | CALL cd | 13,pm=26 | Call inter-segment, immediate 4-byte address |
| 9A cd | CALL cd | 4197089 | Call gate, same privilege |
| 9A cd | CALL cd | 82 | Call gate, more privilege, no parameters |
| 9A cd | CALL cd | 86+4X | Call gate, more privilege, X parameters |
| 9A cd | B TO CALL cd vods be | 177 ozeb | Call via Task State Segment |
| 9A cd | CALL cd | 182 | Call via task gate GSWFEGMU 20A |
| FF /3 | CALL ed | 16,mem=29 | Call inter-segment, address at EA doubleword |
| FF /3 | CALL ed | 440 ,80 | Call gate, same privilege |
| FF /3 | CALL ed | 83 arbbe | Call gate, more privilege, no parameters |
| FF /3 | CALL ed | 90+4X | Call gate, more privilege, X parameters |
| FF /3 | CALL ed | 180 | Call via Task State Segment |
| FF /3 FF /3 | | 185 | Call via task gate |

^{*}Add one clock for each byte in the next instruction executed.) because of the property of the second byte in the next instruction executed.

FLAGS MODIFIED

None, except when a task switch occurs

INTERRUPT 5 if the bounds test tails as

described above. Interrupt 13 for a senon

operand at offset OFFFDH or his NOITARAGO

The CALL instruction causes the procedure named in the operand to be executed. When the procedure is complete (a return instruction is executed within the procedure), execution continues at the instruction that follows the CALL instruction.

The CALL cw form of the instruction adds modulo 65536 (the 2-byte operand) to the offset of the instruction following the CALL and sets IP to the resulting offset. The 2-byte offset of the instruction that follows the CALL is pushed onto the stack. It will be popped by a near RET instruction within the procedure. The CS register is not changed by this form.

The CALL ew form of the instruction is the same as CALL cw except that the operand specifies a memory location from which the

absolute 2-byte offset for the procedure is fetched.

The CALL cd form of the instruction uses the 4-byte operand as a pointer to the procedure called. The CALL ed form fetches the long pointer from the memory location specified. Both long pointer forms consult the AR byte in the descriptor indexed by the selector part of the long pointer. The AR byte can indicate one of the following descriptor types:

- Code Segment—The access rights are checked, the return pointer is pushed onto the stack, and the procedure is jumped to.
- 2. Call Gate—The offset part of the pointer is ignored. Instead, the entire address of the procedure is taken from the call gate descriptor entry. If the routine being entered is more privileged, then a new stack (both SS and SP) is loaded from the task state segment for the new privilege level, and parameters determined by the wordcount field of the call gate are copied from the old stack to the new stack.

- 3. Task Gate—The current task's context is saved in its Task State Segment (TSS), and the TSS named in the task-gate is used to load the new context. The selector for the outgoing task (from TR) is stored into the new TSS's link field, and the new task's Nested Task flag is set. The outgoing task is left marked busy, the new TSS is marked busy, and execution resumes at the point at which the new task was last suspended.
- 4. Task State Segment—The current task is suspended and the new task initiated as in 3 above except that there is no intervening gate.

For long calls involving no task switch, the return link is the pointer of the instruction that follows the CALL, i.e., the caller's CS and updated IP. Task switches invoked by CALLs are linked by storing the outgoing task's TSS selector in the incoming TSS's link field and setting the Nested Task flag in the new task. Nested tasks must be terminated by an IRET. IRET releases the nested task and follows the back link to the calling task if the NT flag is set.

A precise list of the protection checks made and the actions taken is given by the following list:

CALL FAR:

If indirect then check access of EA doubleword #GP(0) if limit violation

New CS selector must not be null else #GP(0)

Check that new CS selector index is within its descriptor table limits; else #GP (new CS selector)

Examine AR byte of selected descriptor for various legal values:

CALL CONFORMING CODE SEGMENT:

DPL must be ≥ CPL else #GP (code segment selector)
Segment must be PRESENT else #NP (code segment selector)
Stack must be big enough for return address else #SS(0)
IP must be in code segment limit else #GP(0)
Load code segment descriptor into CS cache
Load CS with new code segment selector
Set RPL of CS to CPL
Load IP with new offset

CALL NONCONFORMING CODE SEGMENT:

RPL must be ≤ CPL else #GP (code segment selector)

DPL must be = CPL else #GP (code segment selector)

Segment must be PRESENT else #NP (code segment selector)

Stack must be big enough for return address else #SS(0)

IP must be in code segment limit else #GP(0)

Load code segment descriptor into CS cache

Load CS with new code segment selector

Set RPL of CS to CPL

Load IP with new offset

CALL TO CALL GATE:

Call gate DPL must be ≥ CPL else #GP (call gate selector)
Call gate DPL must be ≥ RPL else #GP (call gate selector)
Call gate must be PRESENT else #NP (call gate selector)
Examine code segment selector in call gate descriptor:

Selector must not be null else #GP(0)
Selector must be within its descriptor table limits else #GP (code segment selector)
AR byte of selected descriptor must indicate code segment else #GP (code segment selector)
DPL of selected descriptor must be \(\leq \text{CPL else #GP} \) (code segment selector)
If non-conforming code segment and DPL < CPL then

CALL GATE TO MORE PRIVILEGE:

Get new SS selector for new privilege level from TSS

DEIECTOL HINST HOT DE HAIL EISE # 10(0)

Selector index must be within its descriptor table limits else #TS (SS selector)
Selector's RPL must equal DPL of code segment else #TS (SS selector)
Stack segment DPL must equal DPL of code segment else #TS (SS selector)
Descriptor must indicate writable data segment else #TS (SS selector)
Segment PRESENT else #SS (SS selector)

New stack must have room for parameters plus 8 bytes else #SS(0)

IP must be in code segment limit else #GP(0)

Load new SS:SP value from TSS

Load new CS:IP value from gate

Load CS descriptor

Load SS descriptor

Push long pointer of old stack onto new stack
Get word count from call gate, mask to 5 bits
Copy parameters from old stack onto new stack

Push return address onto new stack
Set CPL to stack segment DPL

Set RPL of CS to CPL nortos and bas

Fise

CALL GATE TO SAME PRIVILEGE:

Stack must have room for 4-byte return address else #SS(0)

IP must be in code segment limit else #GP(0)

Load CS:IP from gate

Push return address onto stack

Load code segment descriptor into CS-cache

Set RPL of CS to CPL

CALL TASK GATE:

Task gate DPL must be ≥ CPL else #GP (gate selector) Task gate DPL must be ≥ RPL else #GP (gate selector)

Task Gate must be PRESENT else #NP (gate selector)

Examine selector to TSS, given in Task Gate descriptor:

Must specify global in the local/global bit else #GP (TSS selector)

Index must be within GDT limits else #GP (TSS selector)

TSS descriptor AR byte must specify available TSS (bottom bits 00001) else #GP (TSS selector)

Task State Segment must be PRESENT else #NP (TSS selector)

SWITCH_TASKS with nesting to TSS

IP must be in code segment limit else #GP(0)

TASK STATE SEGMENT:

TSS DPL must be ≥ CPL else #GP (TSS selector)
TSS DPL must be ≥ RPL else #GP (TSS selector)

TSS descriptor AR byte must specify available TSS else #GP (TSS selector)

Task State Segment must be PRESENT else #NP (TSS selector)

SWITCH_TASKS with nesting to TSS

IP must be in code segment limit else #GP(0)

ELSE #GP (code segment selector)

PROTECTED MODE EXCEPTIONS

FAR calls: #GP, #NP, #SS, and #TS, as indicated in the list above.

NEAR direct calls: #GP(0) if procedure location is beyond the code segment limits.


NEAR indirect CALL: #GP(0) for an illegal memory operand effective address in the CS,

DS, or ES segments; #SS(0) for an illegal address in the SS segment. #GP if the indirect offset obtained is beyond the code segment limits.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset OFFFFH

CBW—Convert Byte into Word



None FLAGS UNDEFINED RECEPTORS AND AREAS None

OPERATION

CBW converts the signed byte in AL to a

the top bit of AL into all of the bits of AH.

CLC-Clear Carry Flag

PROTECTED MODE EXCEPTIONS None

REAL ADDRESS MODE EXCEPTIONS MOTTAREGO CLC sets the carry flag to zero. No othesnoN.s.

CLC—Clear Carry Flag brow offi ety8 frevioo — W80

| Opcode | Instruction Clocks | Description deliguition | Opcode |
|--|---|---------------------------|-----------------|
| F8,JA to tid q | Con 2 ert byte into wor QJO = to | Clear carry flag W80 | 89 |
| FLAGS MODIFIE | signed word in AX. It does QE | PROTECTED MODE EXCEPTION | FLAGS MODIFIES |
| Carry=0 id and lo lis otni AA lo tid qot and | | None | |
| FLAGS UNDEFI | PROTECTED MODE EXCEPTIODEN | REAL ADDRESS MODE EXCEPT | TIONS EQUUEDALS |
| None | None | None | |
| OPERATION 3 | REAL ADDRESS MODE EXCEPTION | | |
| CLC sets the or registers ar | carry flag to zero. No other flags re affected. | he signed byte in AL to a | CBW converts t |

CLD—Clear Direction Flag

| Opcode | Instruction | Clocks | Description noticution eboogs |
|----------|--------------------|----------------|--|
| FC belds | elb e CLDeimi gelf | Iqumer 2 rae(0 | Clear direction flag, SI and DI will increment |

FLAGS MODIFIED sans transport in the interrupt engineers and in the interrupt engineers and in the interrupt engineers.

Direction = 0

FLAGS UNDEFINED

#GP(0) if the current privilege level is brock (has less privilege) than the IOPL in the

level at which I/O may be perform NOITARAGO

CLD clears the direction flag. No other flags

or registers are affected. After CLD is executed, string operations will increment the index registers (SI and/or DI) that they use.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

current privilege level is at least as privilenoM

UPL, No other Hags are allected. Exter-

| Opcode | Instruction | Clocks | Description soliounies eboog |
|-------------------|----------------|----------------|---|
| will increment AT | Cign 18 and on | Clear grection | Clear interrupt flag; interrupts disabled |

or registers are affected, betoeft are stepsiger to

executed, string operations will in 0=1qurantI

FLAGS UNDEFINED

None

OPERATION

CLI clears the interrupt enable flag if the current privilege level is at least as privileged as IOPL. No other flags are affected. External interrupts will be ignored after the next instruction if the interrupt enable flag remains cleared.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is bigger (has less privilege) than the IOPL in the flags register. IOPL specifies the least privileged level at which I/O may be performed.

REAL ADDRESS MODE EXCEPTIONS

None

| Opcode | Instruction Clocks | Description addougled | Opcode |
|--------|-------------------------|--------------------------|--------|
| 0F 06 | CLTS: 1 ymas ment 2 mo0 | Clear task switched flag | F5 |

FLAGS MODIFIED MOTIVE AND SECOND GET DETORS

Task switched = 0

FLAGS UNDEFINED THE DATE OF THE PROPERTY OF TH

None

OPERATION

CLTS clears the task switched flag in the Machine Status Word. This flag is set by the iAPX 286 every time a task switch occurs. The TS flag is used to manage processor extensions as follows: every execution of a WAIT or an ESC instruction will be trapped if the MP flag of MSW is set and the task switched flag is set. Thus, if a processor extension is present and a task switch has been made since the last ESC instruction was begun, the processor extension's context must be saved before a new instruction can be

issued. The fault routine will save the context and reset the task switched flag or place the task requesting the processor extension into a queue until the current processor extension instruction is completed.

CLTS appears in operating systems software, not in applications programs. It is a privileged instruction that can only be executed at level 0.

PROTECTED MODE EXCEPTIONS

#GP(0) if CLTS is executed with a current privilege level other than 0.

REAL ADDRESS MODE EXCEPTIONS

None (valid in REAL ADDRESS MODE to allow power-up initialization for Protected Mode)

CMC—Complement Carry Flag | bendatiw2 MasT assid — 2TLIO

| Opcode | Instruction | Clocks | Description noticentent | Opcode |
|--------|-------------|---------------|-------------------------|--------|
| F5 | CMC benom | Clea 2 ask sw | Complement carry flag | 80 RO |

issued, The fault routine will DallIOM SDAJF

Carry ig no gall bedshive skat edit teser bag

FLAGS UNDEFINED

None

OPERATION

CMC reverses the setting of the carry flag. No other flags are affected.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

None

CLTS clears the task switched flag in the Machine Status Word. This flag is set by the iAPX 286 every time a task switch occurs. The TS flag is used to manage processor extensions as follows: every execution of a WAIT or an ESC instruction will be trapped if the MP flag of MSW is set and the task switched flag is set. Thus, if a processor extension is present and a task switch has been made since the last ESC instruction was begun, the processor extension's context must be saved before a new instruction can be

CMP—Compare Two Operands—W29MO\829MO\29A

| Opc | ode | | Instruction | Clocks | Description noticement | besqu |
|----------------|-------|----|-------------|----------------------|-------------------------------------|-------|
| 3C | db | | CMP AL,db | Compr 8 e byt | Compare immediate byte from AL | |
| 3D | dw | | CMP AX, dw | Compise byt | Compare immediate word from AX | 9. |
| 80 | /7 | db | CMP eb,db | 3,mem=6 | Compare immediate byte from EA byte | |
| 38 | Ir | | CMP eb.rb | 2,mem=7 | Compare byte register from EA byte | |
| 83 | /7 | db | CMP ew,db | 3,mem=6 | Compare immediate byte from EA word | |
| 81 | 17 | dw | CMP ew,dw | 3,mem=6 | Compare immediate word from EA word | |
| 39 | Ir | | CMP ew,rw | 2,mem=7 | Compare word register from EA word | |
| 81 39 3A | Ir | | CMP rb,eb | 2,mem=6 | Compare EA byte from byte register | |
| 3B | a/pdi | | CMP rw.ew | 2.mem=6 | Compare EA word from word register | |

was executed), the registers desired executed was executed and the registers of the registe

Overflow, sign, zero, auxiliary carry, parity, carry

REPNE prefix for block or Daniel Bank bytes or words. Refer to the REP instruction

OPERATION

CMP subtracts the second operand from the first operand, but it does not place the result anywhere. Only the flags are changed by this instruction. CMP is usually followed by a conditional jump instruction. See the "Jcond" instructions in this chapter for the list of signed and unsigned flag tests provided by the iAPX 286.

If a word operand is compared to an immediate byte value, the byte value is first signextended. [12] noting the subtraction [51].

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS 91/d 95/11/9/0

Interrupt 13 for a word operand at offset the ES register; no segment override

CMPS/CMPSB/CMPSW—Compare string operands

| Opcode | Instruction | Clocks | Description | |
|--------|-------------|-------------|------------------------------------|--|
| A6 | CMPS mb,mb | Comp 8 a in | Compare bytes ES:[DI] from [SI] | |
| A6 | CMPSB | Comp.8 e fr | Compare bytes ES:[DI] from DS:[SI] | |
| A7 and | CMPSW | Comp.8e In | Compare words ES:[DI] from DS:[SI] | |

FLAGS MODIFIED mont brow etailbemmi enagmod

Overflow, sign, zero, auxiliary carry, parity, carry

FLAGS UNDEFINED

None

OPERATION

CMPS compares the byte or word pointed to by SI with the byte or word pointed to by DI by performing the subtraction [SI] — [DI]. The result is not placed anywhere; only the flags reflect the result of the subtraction. The types of the operands to CMPS determine whether bytes or words are compared. The segment addressability of the first (SI) operand determines whether a segment override byte will be produced or whether the default segment register DS is used. The second (DI) operand must be addressible from the ES register; no segment override is possible.

After the comparison is made, both SI and DI are automatically advanced. If the direction flag is 0 (CLD was executed), the registers increment; if the direction flag is 1 (STD was executed), the registers decrement. The registers increment or decrement by 1 if a byte was moved; by 2 if a word was moved.

CMPS can be preceded by the REPE or REPNE prefix for block comparison of CX bytes or words. Refer to the REP instruction for details of this operation.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

CWD—Convert Word to Doubleword A Jaula A lamined—AAO

| Opcode | Instruction | Clocks | Description noisoutient | |
|--------|-------------------|--------------|-----------------------------------|---------|
| 99 | noticwo insulateu | Deding! adju | Convert word to doubleword (DX:AX | (= AX) |

The precise definition of DA Pallidom Span

None

FLAGS UNDEFINED TRIBLE STATE TO SOME

then increment AL by 6, and seenoN

OPERATION

CWD converts the signed word in AX to a signed doubleword in DX:AX. It does so by carry flag is set, then increment AL by

None

REAL ADDRESS MODE EXCEPTIONS

PROTECTED MODE EXCEPTIONS

None

extending the top bit of AX into all the bits Sign, zero, auxiliary carry, parity, carrXQ fo

| Opcode | Instruction | Clocks | Description noticement endanged |
|--------------|----------------|-------------|----------------------------------|
| 27 XA = XAXQ | DAA iduob of b | Conv.Et wor | Decimal adjust AL after addition |

FLAGS MODIFIED XA to sid got and guidnests

Sign, zero, auxiliary carry, parity, carry

FLAGS UNDEFINED

Overflow

OPERATION

DAA should be executed only after an ADD instruction which leaves a two-BCD-digit byte result in the AL register. The ADD operands should consist of two packed BCD digits. In this case, the DAA instruction will adjust AL to contain the correct two-digit packed decimal result.

The precise definition of DAA is as follows:

- 1. If the lower 4 bits of AL are greater than nine, or if the auxiliary carry flag is 1, then increment AL by 6, and set the auxiliary carry flag. Otherwise, reset the auxiliary carry flag.
- 2. If AL is now greater than 9FH, or if the carry flag is set, then increment AL by 60H, and set the carry flag. Otherwise, clear the carry flag.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

None

DAS—Decimal Adjust AL After Subtraction d memorated — OEC

| Opcode | Instruction | Clocks | Description notionian | |
|--------|-------------|---------------|-------------------------------------|--|
| 2F | DAS vd ofvd | A3 the 3eroe0 | Decimal adjust AL after subtraction | |

FLAGS MODIFIED

Sign, zero, auxiliary carry, parity, carry

FLAGS UNDEFINED mi agent be evitoelle beerego

Es segments, \$55(0) for an illegal a wolfrayO

OPERATION

DAS should be executed only after a subtraction instruction which leaves a two-BCD-digit byte result in the AL register. The operands should consist of two packed BCD digits. In this case, the DAS instruction will adjust AL to contain the correct packed two-digit decimal result.

The precise definition of DAS is as follows:

- 1. If the lower four bits of AL are greater than 9, or if the auxiliary carry flag is 1, then decrement AL by 6, and set the auxiliary carry flag. Otherwise, reset the auxiliary carry flag.
- 2. If AL is now greater than 9FH, or if the carry flag is set, then decrement AL by 60H, and set the carry flag. Otherwise, clear the carry flag.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

None

DEC—Decrement by discrete Subtracted Add

| Opco | de | Instruction | Clocks | Description noticution | |
|------|----|-------------|---------|------------------------------|---|
| FE | /1 | DEC eb | 2,mem=7 | Decrement EA byte by 1940 | |
| FF | /1 | DEC ew | 2,mem=7 | Decrement EA word by 1 | - |
| 48+ | rw | DEC rw | 2 | Decrement word register by 1 | |

FLAGS MODIFIED

Overflow, sign, zero, auxiliary carry, parity

FLAGS UNDEFINED (d JA Inemerced next

auxiliary carry flag, Otherwise, research

OPERATION

1 is subtracted from the operand. Note that the carry flag is not changed by this instruction. If you want the carry flag set, use the SUB instruction with a second operand of 1.

PROTECTED MODE EXCEPTIONS

#GP(0) if the operand is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset OFFFFH.

byte result in the AL register. The operands should consist of two packed BCD digits. In his case, the DAS instruction will adjust AL to contain the correct packed two-digit secimal result.

TER-Make Stack Frame for Proceduabivid bengisnU-VIG

| Opc | ode | Instruction | Clocks | Description | shoodE |
|-----|-----|-------------|-----------|----------------------------------|--------|
| F6 | /6 | DIV eb | 14,mem=17 | Unsigned divide AX by EA byte | wh an |
| F7 | /6 | DIV ew | 22,mem=25 | Unsigned divide DX:AX by EA word | Wb 80 |

FLAGS MODIFIED

None o svitagen an besenbba ed bluow setvd

FLAGS UNDEFINED

Overflow, sign, zero, auxiliary carry, parity, carry

OPERATION

DIV performs an unsigned divide. The dividend is implicit; only the divisor is given as an operand. If the source operand is a BYTE operand, divide AX by the byte. The quotient is stored in AL, and the remainder is stored in AH. If the source operand is a WORD operand, divide DX:AX by the word. The high-order 16 bits of the dividend are kept in DX. The quotient is stored in AX, and

the remainder is stored in DX. Non-integral quotients are truncated towards 0. The remainder is always less than the dividend.

PROTECTED MODE EXCEPTIONS

Interrupt 0 if the quotient is too big to fit in the designated register (AL or AX), or if the divisor is zero. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS TO BE RECOILED

Interrupt 0 if the quotient is too big to fit in the designated register (AL or AX), or if the divisor is zero. Interrupt 13 for a word operand at offset 0FFFFH.

If the second operand is 0, ENTER pushes BP, sets BP to SP, and subtracts the first operand from SP.

For example, a procedure with 12 bytes of local variables would have an ENTER 12,0 instruction at its entry point and a LEAVE instruction before every RET. The 12 local

| Opc | ode | | Instruction | Clocks | Description Hollowited elloca |
|-----|-----|----------|-------------|---------------|---|
| C8 | dw | 00 | ENTER dw,0 | Unsigned div | Make stack frame for procedure parameters |
| C8 | dw | 01 TOW ! | ENTER dw,1 | vio be15 lenU | Make stack frame for procedure parameters |
| C8 | dw | db | ENTER dw,db | 12+4db | Make stack frame for procedure parameters |

FLAGS MODIFIED of betsonut ors streitoup

remainder is always less than the divide anoN

FLAGS UNDEFINED MOTTAROX 3 300M 03TO 3TO 44

Interrupt 0 if the quotient is too big to snoN

OPERATION

ENTER is used to create the stack frame required by most block-structured high-level languages. The first operand specifies how many bytes of dynamic storage are to be allocated on the stack for the routine being entered. The second operand gives the lexical nesting level of the routine within the high-level-language source code. It determines how many stack frame pointers are copied into the new stack frame from the preceding frame. BP is used as the current stack frame pointer.

If the second operand is 0, ENTER pushes BP, sets BP to SP, and subtracts the first operand from SP.

For example, a procedure with 12 bytes of local variables would have an ENTER 12,0 instruction at its entry point and a LEAVE instruction before every RET. The 12 local

bytes would be addressed as negative offsets from [BP].

The formal definition of the ENTER instruction for all cases is given by the following listing. LEVEL denotes the value of the second operand.

LEVEL:=LEVEL MOD 32 no shoilant si bushivib

as an operand. If the source operand hauf

Set a temporary value FRAME_PTR := SP

quotient is stored in AI, and neht 0 < Java II

Repeat (LEVEL-1) times: A HA ni berote at

WORD operand, divide DX 2 =: 98

Push the word pointed to by BP

End repeat

Push FRAME_PTR

End if

BP := FRAME_PTR

SP := SP - first operand.

PROTECTED MODE EXCEPTIONS

#SS(0) if SP were to go outside of the stack limit within any part of the instruction execution.

REAL ADDRESS MODE EXCEPTIONS

None

HLT-Halt

IDIV -- Signed Divide

| Opcode | Instruction | Clocks | Description | instruction | ebooq0 |
|-----------------|-------------|--------------|---------------|-------------|--------|
| F4,oup=JA) atyo | HLT ye XA s | bivib 2engi8 | 17, tlaH = 20 | de VIQI | 17 77 |

FLAGS MODIFIED

None

PLAGS UNDEFINED THE EARLY STREET

None

OPERATION

Successful execution of HLT causes the iAPX 286 to cease executing instructions and to enter a HALT state. Execution resumes only upon receipt of an enabled interrupt or a reset.

Interrupt 0 if the quotient is too big to fit in the designated register (AL or AX), or if the divisor is 0. Interrupt 13 for a word operand at offert OFFERM If an interrupt is used to resume program execution after HLT, the saved CS:IP value will point to the instruction that follows HLT.

PROTECTED MODE EXCEPTIONS

HLT is a privileged instruction. #GP(0) if the current privilege level is not 0.

REAL ADDRESS MODE EXCEPTIONS

IDIV performs a signed divide. The division is implicit; only the divisor is given as an operand. If the source operand is a BYTE is stored in AL, and the remainder is stored in AH. If the source operand is a WORD operand, divide DX:AX by the word. The high-order 16 bits of the dividend are in DX. The quotient is stored in AX, and the remainder is stored in DX. Non-integral

IDIV—Signed Divide

| Opcode | Instruction | Clocks | Description noticement eboogs |
|--------|-------------|-----------|---|
| F6 /7 | IDIV eb | 17,mem=20 | Signed divide AX by EA byte (AL=Quo, AH=Rem) |
| F7 /7 | IDIV ew | 25,mem=28 | Signed divide DX:AX by EA word (AX=Quo, DX=Rem) |

FLAGS MODIFIED all noitourum ai off of Jaiog Illiw

None

FLAGS UNDEFINED

Overflow, sign, zero, auxiliary carry, parity, carry

OPERATION

IDIV performs a signed divide. The dividend is implicit; only the divisor is given as an operand. If the source operand is a BYTE operand, divide AX by the byte. The quotient is stored in AL, and the remainder is stored in AH. If the source operand is a WORD operand, divide DX:AX by the word. The high-order 16 bits of the dividend are in DX. The quotient is stored in AX, and the remainder is stored in DX. Non-integral

quotients are truncated towards 0. The remainder has the same sign as the dividend and always has less magnitude than the dividend.

PROTECTED MODE EXCEPTIONS

Interrupt 0 if the quotient is too big to fit in the designated register (AL or AX), or if the divisor is 0. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 0 if the quotient is too big to fit in the designated register (AL or AX), or if the divisor is 0. Interrupt 13 for a word operand at offset 0FFFFH.

IMUL—Signed Multiply

| Opc | ode | | Instru | ction | | Clocks | Description | | |
|-----|-----|----|--------|----------|-------|-----------|-----------------|----------------------------------|------|
| F6 | /5 | | IMUL | eb mi mo | | 13,mem=16 | Signed multiply | $y (AX = AL \times EA byte)$ | |
| F7 | /5 | | IMUL | ewamo | | 21,mem=24 | Signed multiply | $y (DXAX = AX \times EA word)$ | |
| 6B | 1r | db | IMUL | rw,db | | 21,mem=24 | Signed multiply | y imm. byte into word reg. | |
| 69 | 1r | dw | IMUL | rw,ew,dv | y bro | 21,mem=24 | Signed multiply | $y (rw = EA word \times imm. w$ | ord) |
| 6B | 11 | db | IMUL | rw,ew,db | | 21,mem=24 | Signed multiple | $y (rw = EA word \times imm. b)$ | vte) |

port address will be zero whe Dallion again

Overflow, carry

FLAGS UNDEFINED

Sign, zero, auxiliary carry, parity

OPERATION

IMUL performs signed multiplication. If IMUL has a single byte source operand, then the source is multiplied by AL and the 16-bit signed result is left in AX. Carry and overflow are set to 0 if AH is a sign extension of AL; they are set to 1 otherwise.

If IMUL has a single word source operand, then the source operand is multiplied by AX and the 32-bit signed result is left in DX:AX. DX contains the high-order 16 bits of the product. Carry and overflow are set to 0 if DX is a sign extension of AX; they are set to 1 otherwise.

If IMUL has three operands, then the second operand (an effective address word) is multi-

plied by the third operand (an immediate word), and the 16 bits of the result are placed in the first operand (a word register). Carry and overflow are set to 0 if the result fits in a signed word (between -32768 and +32767, inclusive); they are set to 1 otherwise.

M-Input from Port

the port numbered baronecond operand into

The low 16 bits of the product of a 16-bit signed multiply are the same as those of an unsigned multiply. The three operand IMUL instruction can be used for unsigned operands as well.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

| Opcode | Instruction | Clocks | Description adiagram |
|----------------------|--|--|---|
| E4 db EC E5 db | IN AL,db IN AL,DX IN AX,db IN AX,DX | Signe 6 multiple Signe 6 multiple Signe 6 multiple Signe 6 multiple | Input byte from immediate port into AL Input byte from port DX into AL Input word from immediate port into AX Input word from port DX into AX |
| Today open y | vinu 52 - valv | atture been 2 | AC-mom PC db way AUA db at |

FLAGS MODIFIED

None and immediate operand (an immedian

FLAGS UNDEFINED brow a) bastago territ adt ni

None til fluser edt li 0 of tee ers wolfrevo bas

inclusive); they are set to I otherw (NOITARAGO

IN transfers a data byte or data word from the port numbered by the second operand into the register (AL or AX) given as the first operand. You can access any port from 0 to 65535 by placing the port number in the DX register then using an IN instruction with DX as the second parameter. These I/O instructions can be shortened by using an 8-bit port I/O in the instruction. The upper 8 bits of the port address will be zero when an 8-bit port I/O is used.

Intel has reserved I/O port addresses 00F8H to 00FFH; they should not be used.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is bigger (has less privilege) than IOPL, which is the privilege level found in the flags register.

REAL ADDRESS MODE EXCEPTIONS

None

INC—Increment by 12 of frog most fugat-WS/II\82/II\8/II

| Opcode | | Instruction | Clocks | Description noticulari | peode | |
|--------|----|-------------------|-----------------|------------------------------|-------|--|
| FE | /0 | INC eb | 2,mem=7 | Increment EA byte by 1 | | |
| FF | /0 | INC ew og m | 2,mem=7 | Increment EA word by 1 | | |
| 40+ | rw | IId a INC rw hoon | nort st21 fuant | Increment word register by 1 | | |

FLAGS MODIFIED

Overflow, sign, zero, auxiliary carry, parity

the REP instruction for Danield 93% of

None

Intel has reserved I/O port addres MOITARAGO

1 is added to the operand. Note that the carry flag is not changed by this instruction. If you want the carry flag set, use the ADD instruction with a second operand of 1.

GP(0) if CPL > IOP1... #GP(0) if the destilation is in a non-writable segment. #GP(0) or an illegal memory operand effective address in the CS, DS, or ES segments; SS(0) for an illegal address in the SS

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset

PROTECTED MODE EXCEPTIONS

#GP(0) if the operand is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

byte or word at ES:DI. The memory operand must be addressable from the ES register; no segment override is possible.

INS does not allow the specification of the port number as an immediate value. The port must be addressed through the DX register.

After the transfer is made, DI is automatically advanced. If the direction flag is 0 (CLD was executed), DI increments; if the direction flag is 1 (STD was executed), DI decrements. DI increments or decrements by 1 if a byte was moved; by 2 if a word was moved.

INS/INSB/INSW—Input from Port to String inemercal — OM

| Opcode | Instruction | no Clocks | Description | | | |
|----------|-------------|-----------------|-----------------|------------------------|-----------|---------------|
| 6C | INS eb,DX | Increndent EA | Input byte from | n port DX into ES:[DI] | | |
| 6C 6D | INS ew,DX | Increment EA | | m port DX into ES:[DI] | | |
| 6C | INSB | now in 5 meroni | | n port DX into ES:[DI] | | |
| 6D | INSW | 5 | Input word fro | m port DX into ES:[DI] | ninosanta | ris Carolinan |

#GP(0) if the operand is in Dallidom apart

segment. #GP(0) for an illegal meranoN

ES segments; \$55(0) for an Daniadou Spark

None

OPERATION

INS transfers data from the input port numbered by the DX register to the memory byte or word at ES:DI. The memory operand must be addressable from the ES register; no segment override is possible.

INS does not allow the specification of the port number as an immediate value. The port must be addressed through the DX register.

After the transfer is made, DI is automatically advanced. If the direction flag is 0 (CLD was executed), DI increments; if the direction flag is 1 (STD was executed), DI decrements. DI increments or decrements by 1 if a byte was moved; by 2 if a word was moved.

INS can be preceded by the REP prefix for block input of CX bytes or words. Refer to the REP instruction for details of this operation.

Intel has reserved I/O port addresses 00F8H to 00FFH; they should not be used.

want the carry flag TON the ADD instruc-

Not all input port devices can handle the rate at which this instruction transfers input data to memory.

PROTECTED MODE EXCEPTIONS

#GP(0) if CPL > IOPL. #GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

INT / INTO — Call to Interrupt Procedure

| Opc | ode | Instruction | Clocks ⁽¹⁾ | Description Description Description |
|-----|-----|-------------|-------------------------|---|
| CC | | INT 3 | 23(2) | Interrupt 3 (trap to debugger) |
| CC | | INT 3 | 40 | Interrupt 3, protected mode, same privilege |
| CC | | INT 3 | 78 | Interrupt 3, protected mode, more privilege |
| CC | | INT 3 | 167 | Interrupt 3, protected mode, via task gate |
| CD | db | INT db | 23(2) | Interrupt numbered by immediate byte |
| CD | db | INT db | 40 | Interrupt, protected mode, same privilege |
| CD | db | INT db | 78 | Interrupt, protected mode, more privilege |
| CD | db | INT db | 167 | Interrupt, protected mode, via task gate |
| CE | | INTO | 24,noj=3 ⁽²⁾ | Interrupt 4 if overflow flag is 1 |

^{(1) =} Add one clock for each byte of the next instruction executed.

FLAGS UNDEFINED

None

FLAGS MODIFIED

All if a task switch takes place; none if no task switch occurs.

OPERATION

The INT instruction generates via software a call to an interrupt procedure. The immediate operand, from 0 to 255, gives the index number into the Interrupt Descriptor Table of the interrupt routine to be called. In protected mode, the IDT consists of 8-byte descriptors; the descriptor for the interrupt invoked must indicate an interrupt gate, a trap gate, or a task gate. In real address mode, the IDT is an array of 4-byte long pointers at the fixed location 00000H.

The INTO instruction is identical to the INT instruction except that the interrupt number is implicitly 4, and the interrupt is made only if the overflow flag of the iAPX 286 is on. The clock counts for the four forms of INT

db are valid for INTO, with the number of clocks increased by 1 for the overflow flag test, lasta wan ofno asembla muter riaus

The first 32 interrupts are reserved by Intel for systems use. Some of these interrupts are exception handlers for internally-generated faults. Most of these exception handlers should not be invoked with the INT instruction.

Generally, interrupts behave like far CALLs except that the flags register is pushed onto the stack before the return address. Interrupt procedures return via the IRET instruction, which pops the flags from the stack.

In Real Address mode, INT pushes the flags, CS, and the return IP onto the stack in that order, then jumps to the long pointer indexed by the interrupt number. Dales 20) 90% sells

In Protected mode, the precise semantics of the INT instruction are given by the following listing:

INTERRUPT

Interrupt vector must be within IDT table limits else #GP (vector number × 8+2+EXT) Descriptor AR byte must indicate interrupt gate, trap gate, or task gate else #GP (vector number × 8+2+EXT) If INT instruction then gate descriptor DPL must be ≥ CPL else #GP (vector number × 8+2+EXT)

^{(2) = (}real mode)

Examine CS selector and descriptor given in the gate descriptor: Selector must be non-null else #GP (EXT) Selector must be within its descriptor table limits else #GP (selector + EXT) Descriptor AR byte must indicate code segment else #GP (selector + EXT) Segment must be PRESENT else #NP (selector+EXT) If code segment is non-conforming and DPL < CPL then INTERRUPT TO INNER PRIVILEGE: Check selector and descriptor for new stack in current Task State Segment: Selector must be non-null else #GP(EXT) Selector index must be within its descriptor table limits else #TS (SS selector+EXT) Selector's RPL must equal DPL of code segment else #TS (SS selector + EXT) Stack segment DPL must equal DPL of code segment else #TS (SS selector + EXT) Descriptor must indicate writable data segment else #TS (SS selector + EXT) Segment must be PRESENT else #SS (SS selector + EXT) New stack must have room for 10 bytes else #SS(0) IP must be in CS limit else #GP(0) Load new SS and SP value from TSS Load new CS and IP value from gate Load CS descriptor Load SS descriptor Push long pointer to old stack onto new stack Push return address onto new stack Set CPL to new code segment DPL Set RPL of CS to CPL If INTERRUPT GATE then set the Interrupts Enabled Flag to 0 (disabled) Set the Trap Flag to 0 Set ampleye To 1 Set the Nested Task Flag to 0 If code segment is conforming or code segment DPL = CPL then INTERRUPT TO SAME PRIVILEGE LEVEL: Current stack limits must allow pushing 6 bytes else #SS(0) Biv additional moliculation TVI and T If interrupt was caused by fault with error code then among and a subscore adjusted in the color of the color Stack limits must allow push of two more bytes else #SS(0) IP must be in CS limit else #GP(0) Push flags onto stack Tolait, Village Del Push current CS selector onto stack Push return offset onto stack Load CS:IP from gate Inches Load CS descriptor makes semberong Set the RPL field of CS to CPL Push error code (if any) onto stack If INTERRUPT GATE then set the Interrupts Enabled Flag to 0 (disabled) Tell 9183 Ass. 8 10 9183 IDT is an array of 4-byte long pointers at the Set the Trap Flag to 0 Set the Nested Task Flag to 0 Else #GP (CS selector + EXT) In Protected mode, the precisistance of Examine selector to TSS, given in Task Gate descriptor: if the overflow flag of the iAPX 286 is Must specify global in the local/global bit else #GP (TSS selector) Index must be within GDT limits else #GP (TSS selector) AR byte must specify available TSS (bottom bits 00001) else #GP (TSS selector) Task State Segment must be PRESENT else #NP (TSS selector) SWITCH_TASKS with nesting to TSS If interrupt was caused by fault with error code then Stack limits must allow push of two more bytes else #SS(0) and TOI middle and found notice of currents Descriptor AR byte must indicate interrupt gate, trap gate, or Push error code onto stack

IP must be in CS limit else #GP(0) 90% este J90 < ed teum J90 votonoseb etap neut gotouvani TM B

NOTE

EXT is 1 if an external event (i.e., a single step, an external interrupt, an MF exception, or an MP exception) caused the interrupt; 0 if not (i.e., an INT instruction or other exceptions).

PROTECTED MODE EXCEPTIONS

#GP, #NP, #SS, and #TS, as indicated in the list above.

REAL ADDRESS MODE EXCEPTIONS

None 38 Tas

Add one clock for each byte in the next instruction exec

FLAGS MODIFIED

Entire flags register popped from stack

FLAGS UNDEFINED

None

MOTAGEO

In real address mode, IRET pops IP, CS, and FLAGS from the stack and resumes the interrupted routine.

In protected mode, the action of IRET depends on the setting of the Nested Task Flag (NT).

If NT=0, IRET returns from an interrupt procedure without task switch. The code returned to must be equally or less privileged than the interrupt reptine.

If NT=1, IRET reverses the operation of a CALL or INT that caused a task switch. The task executing IRET has its updated state saved in its Task State Segment. This means that if the task is re-entered, the code that follows IRET will be executed.

The exact checks and actions performed by IRET in protected mode are given on the following page.

IRET—Interrupt Return

| Opcode | Instruction | Clocks* | Description an external interrupt, an M |
|--------|-----------------|----------|---|
| CF | SHOTRET X3 300M | 17,pm=31 | Interrupt return (far return and pop flags) |
| CF | IRET | 55 anni/ | Interrupt return, lesser privilege |
| CF | IRET | 169 | Interrupt return, different task (NT=1) |

^{*}Add one clock for each byte in the next instruction executed.

FLAGS MODIFIED

Entire flags register popped from stack

FLAGS UNDEFINED

None

OPERATION

In real address mode, IRET pops IP, CS, and FLAGS from the stack and resumes the interrupted routine.

In protected mode, the action of IRET depends on the setting of the Nested Task Flag (NT).

If NT=0, IRET returns from an interrupt procedure without a task switch. The code returned to must be equally or less privileged than the interrupt routine.

If NT=1, IRET reverses the operation of a CALL or INT that caused a task switch. The task executing IRET has its updated state saved in its Task State Segment. This means that if the task is re-entered, the code that follows IRET will be executed.

The exact checks and actions performed by IRET in protected mode are given on the following page.

```
INTERRUPT RETURN:
   If Nested Task Flag=1 then
     RETURN FROM NESTED TASK:
         Examine Back Link Selector in TSS addressed by the current Task Register:
            Must specify global in the local/global bit else #TS (new TSS selector)
            Index must be within GDT limits else #TS (new TSS selector)
            AR byte must specify TSS else #TS (new TSS selector)
            New TSS must be busy else #TS (new TSS selector)
           Task State Segment must be PRESENT else #NP (new TSS selector)
         SWITCH_TASKS without nesting to TSS specified by back link selector
         Mark the task just abandoned as NOT BUSY
        IP must be in code segment limit else #GP(0)
  If Nested Task Flag=0 then
     INTERRUPT RETURN ON STACK:
         Second word on stack must be within stack limits else #SS(0)
         Return CS selector RPL must be ≥ CPL else #GP (Return selector)
         If return selector RPL = CPL then
               INTERRUPT RETURN TO SAME LEVEL:
               Top 6 bytes on stack must be within limits else #SS(0)
               Return CS selector (at SP+2) must be non-null else #GP(0)
               Selector index must be within its descriptor table limits else #GP( Return selector)
               AR byte must indicate code segment else #GP (Return selector)
               If non-conforming then code segment DPL must = CPL else #GP (Return selector)
               If conforming then code segment DPL must be ≤ CPL else #GP (Return selector)
               Segment must be PRESENT else #NP (Return selector)
               IP must be in code segment limit else #GP(0)
               Load CS:IP from stack
               Load CS-cache with new code segment descriptor
               Load flags with third word on stack
               Increment SP by 6
            INTERRUPT RETURN TO OUTER PRIVILEGE LEVEL:
            Top 10 bytes on stack must be within limits else #SS(0)
            Examine return CS selector (at SP+2) and associated descriptor:
               Selector must be non-null else #GP(0)
               Selector index must be within its descriptor table limits else #GP (Return selector)
               AR byte must indicate code segment else #GP (Return selector)
               If non-conforming then code segment DPL must = CS selector RPL else #GP (Return selector)
               If conforming then code segment DPL must be > CPL else #GP (Return selector)
               Segment must be PRESENT else #NP (Return selector)
            Examine return SS selector (at SP+8) and associated descriptor:
               Selector must be non-null else #GP(0)
               Selector index must be within its descriptor table limits else #GP (SS selector)
               Selector RPL must equal the RPL of the return CS selector else #GP (SS selector)
               AR byte must indicate a writable data segment else #GP (SS selector)
               Stack segment DPL must equal the RPL of the return CS selector else #GP (SS selector)
              SS must be PRESENT else #NP (SS selector)
            IP must be in code segment limit else #GP(0)
            Load CS:IP from stack
           Load flags with values at (SP+4)
           Load SS:SP from stack
           Set CPL to the RPL of the return CS selector
           Load the CS-cache with the CS descriptor
           Load the SS-cache with the SS descriptor
           For each of ES and DS:
               If the current register setting is not valid for the outer level, then zero the register and
                  clear the valid flag
```

To be valid, the register setting must satisfy the following properties:

Selector index must be within descriptor table limits

ii segment is data or non-conforming code, then: DPL must be ≥ CPL, or Exemine Back Link Selector in TSS addressed by the current Task LIRR ≤ ed teum LIRR

PROTECTED MODE EXCEPTIONS

#GP, #NP, or #SS, as indicated in the above Interrupt 13 if the stack is popped when it listing.

REAL ADDRESS MODE EXCEPTIONS

notoeles and about you be has offset OFFFFH. W 2424T_HOTIME

Selector index must be within its descriptor table limits else #GP (Return selector)

Jcond—Jump Short If Condition Met amai Isnothbooms as bases and ibnoo

| Opcode | notice Instruction | Clocks* | cause there are, in many instanoinginzed al |
|--------------|--------------------|---------|---|
| 77 cb | JA cb | 7,noj=3 | Jump short if above (CF=0 and ZF=0) |
| 73 cb | JAE cb | 7,noj=3 | Jump short if above or equal (CF=0) |
| 72 cb | JB cb | 7.noi=3 | Jump short if below (CF=1) |
| 76 cb | JBE cb | 7,noj=3 | Jump short if below or equal (CF=1 or ZF=1) |
| 72 cb | JC cb | 7,noj=3 | Jump short if carry (CF=1) |
| E3 cb | JCXZ cb | 8,noj=4 | Jump short if CX register is zero |
| 74 cb | JE cb | 7,noj=3 | Jump short if equal (ZF=1) |
| 7F cb | JG cb | 7,noj=3 | Jump short if greater (ZF=0 and SF=OF) |
| 7D cb | JGE cb | 7,noi=3 | Jump short if greater or equal (SF=OF) |
| 7C cb | JL cb | 7,noj=3 | Jump short if less (SF/=OF) |
| 7E cb | JLE cb | 7,noj=3 | Jump short if less or equal (ZF=1 or SF/=OF) |
| 76 cb | JNA cb | 7,noj=3 | Jump short if not above (CF=1 or ZF=1) |
| 72 cb | JNAE cb | 7,noi=3 | Jump short if not above/equal (CF=1) |
| 73 cb | JNB cb | 7,noj=3 | Jump short if not below (CF=0) |
| 77 cb | JNBE cb | 7,noj=3 | Jump short if not below/equal (CF=0 and ZF=0) |
| 73 cb | and JNC cb | 7,noj=3 | Jump short if not carry (CF=0) |
| 75 cb | JNE cb | 7,noj=3 | Jump short if not equal (ZF=0) |
| 7E cb | JNG cb | 7,noj=3 | Jump short if not greater (ZF=1 or SF/=OF) |
| 7C cb | JNGE cb | 7,noj=3 | Jump short if not greater/equal (SF/=OF) |
| 7D cb | JNL cb | 7,noj=3 | Jump short if not less (SF=OF) |
| 7F cb | JNLE cb | 7,noj=3 | Jump short if not less/equal (ZF=0 and SF=OF) |
| 71 cb | JNO cb | 7,noj=3 | Jump short if not overflow (OF=0) |
| 7B cb | JNP cb | 7,noj=3 | Jump short if not parity (PF=0) |
| 79 cb | JNS cb | 7,noj=3 | Jump short if not sign (SF=0) |
| 75 cb | JNZ cb | 7,noj=3 | Jump short if not zero (ZF=0) |
| 70 cb | JO cb | 7,noj=3 | Jump short if overflow (OF=1) |
| 7A cb | JP cb | 7,noj=3 | Jump short if parity (PF=1) |
| 7A cb | JPE cb | 7,noj=3 | Jump short if parity even (PF=1) |
| 7B <i>cb</i> | JPO cb | 7,noj=3 | Jump short if parity odd (PF=0) |
| 78 cb | JS cb | 7,noj=3 | Jump short if sign (SF=1) |
| 74 cb | JZ cb | 7,noj=3 | Jump short if zero (ZF=1) |

^{*}When a jump is taken, add one clock for every byte of the next instruction executed.

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

Conditional jumps (except for JCXZ, explained below) test the flags, which presumably have been set in some meaningful way by a previous instruction. The conditions for each mnemonic are given in parentheses after each description above. The

terms "less" and "greater" are used for comparing signed integers; "above" and "below" are used for unsigned integers.

If the given condition is true, then a short jump is made to the label provided as the operand. The operand must be in the range from 126 bytes before the instruction to 127 bytes beyond the instruction. This range is necessary for the assembler to construct a one-byte signed displacement from the end of the current instruction. If the label is out-of-range, or if the label is a FAR label, then you must perform a jump with the opposite

condition around an unconditional jump to the non-short label.

Because there are, in many instances, several ways to interpret a particular state of the flags, ASM286 provides more than one mnemonic for most of the conditional jump opcodes. For example, consider that a programmer who has just compared a character to another in AL might wish to jump if the two were equal (JE), while another programmer who had just ANDed AX with a bit field mask would prefer to consider only whether the result was zero or not (he would use JZ, a synonym for JE).

JCXZ differs from the other conditional jumps in that it actually tests the contents of the CX register for zero, rather than interrogating the flags. This instruction is useful following a conditionally repeated string operation (REPE SCASB, for example) or a conditional loop instruction (such as LOOPNE TARGETLABEL). These instructions implicitly use a limiting count in the CX register. Looping (repeating) ends when either the CX register goes to zero or the condition specified in the instruction (flags indicating equals in both of the above cases) occurs. JCXZ is useful when the terminations must be handled differently.

PROTECTED MODE EXCEPTIONS

#GP(0) if the offset jumped to is beyond the limits of the code segment.

| | S MODE EXCEPTIONS | | 73 |
|--|--|---------------------------------|----------------------------|
| None (1, 1) 8 = ion, 7 8 = ion, 7 8 = ion, 7 | JNE ob JNE ob JNE ob JNE ob | ත්ර ත්ර ත්ර ත්ර ත්ර | 75 76 70 70 77 |
| 7,noj=3 7,noj=3 7,noj=3 7,noj=3 7,noj=3 7,noj=3 | THE CP THE CP THE CP THE CP THE CP | | 71 78 79 70 70 |
| 7,noj=3 7,noj=3 7,noj=3 | JPE cb JPO ob JS cb | | |
| | JZ cb | | |

"When a jump is taken, add one clock for every byte of the next instruction executed.

terms "less" and "greater" are used for comparing signed integers; "above" and "below" are used for unsigned integers.

If the given condition is true, then a short jump is made to the label provided as the operand. The operand must be in the range from 126 bytes before the instruction to 127 bytes beyond the instruction. This range is necessary for the assembler to construct a one-byte signed displacement from the end of the current instruction. If the label is out-of-range, or if the label is a FAR label, then you must perform a jump with the opposite

FLAGS MODIFIED

FLAGS UNDEFINED

DPERATION

Conditional jumps (except for JCXZ, explained below) test the flags, which presumably have been set in some meaningful way by a previous instruction. The conditions for each mnemonic are given in parentheses after each description above. The

JMP—Jump

| Орс | ode | Instru | uction | Clocks* | used to load a new context. noitqirosed |
|-----|------------|--------|----------------|----------------------|---|
| EB | cb | JMP | cb | 7 | Jump short |
| EA | cd | JMP | cd | 180 | Jump to task gate |
| E9 | CW | JMP | CW | 7 IWOHO 1 | Jump near |
| EA | cdom betos | JMP | cd mui anol | 11,pm=23 | Jump far (4-byte immediate address) |
| EA | cd | JMP | cd | 38 | Jump to call gate, same privilege |
| EA | cd | JMP | cd | 175 | Jump via Task State Segment |
| FF | 14 | JMP | ew | 7.mem=11 | Jump near to EA word (absolute offset) |
| FF | /5 | JMP | md itslow firm | 15,pm=26 | Jump far (4-byte address in memory double-word) |
| FF | /5 | JMP | md | 41 sala etimil eldet | Jump to call gate, same privilege |
| FF | /5 | JMP | md | 178 | Jump via Task State Segment |
| FF | /5 | JMP | md | 183 | Jump to task gate |

^{*}Add one clock for every byte of the next instruction executed.

FLAGS MODIFIED

All if a task switch takes place; none if no task switch occurs.

FLAGS UNDEFINED

None

OPERATION

The JMP instruction transfers program control to a different instruction stream without recording any return information.

For inter-segment jumps, the destination can be a code segment, a call gate, a task gate, or a Task State Segment. The latter two destinations cause a complete task switch to take place.

Control transfers within a segment use the JMP cw or JMP cb forms. The operand is a relative offset added modulo 65536 to the offset of the instruction that follows the JMP. The result is the new value of IP; the value of CS is unchanged. The byte operand is sign-extended before it is added; it can therefore be used to address labels within 128 bytes in either direction from the next instruction.

Indirect jumps within a segment use the JMP ew form. The contents of the register or memory operand is an absolute offset, which becomes the new value of IP. Again, CS is unchanged.

Inter-segment jumps in real address mode simply set IP to the offset part of the long pointer and set CS to the selector part of the pointer.

In protected mode, inter-segment jumps cause the iAPX 286 to consult the descriptor addressed by the selector part of the long pointer. The AR byte of the descriptor determines the type of the destination. (See table B-3 for possible values of the AR byte.) Following are the possible destinations:

- 1. Code segment—The addressability and visibility of the destination are verified, and CS and IP are loaded with the destination pointer values.
- Call gate—The offset part of the destination pointer is ignored. After checking for validity, the processor jumps to the location stored in the call gate descriptor.

- 3. Task gate—The current task's state is saved in its Task State Segment (TSS), and the TSS named in the task gate is used to load a new context. The outgoing task is marked not busy, the new TSS is marked busy, and execution resumes at the point at which the new task was last suspended. The etablement etyd-b) hat omul-
- 4. TSS—The current task is suspended and the new task is initiated as in 3 above except that there is no intervening gate.

Following is the list of checks and actions taken for long jumps in protected mode:

JUMP FAR: earlo stulgeds) brow All of usen canut

If indirect then check access of EA doubleword #GP(0) or #SS(0) if limit violation Destination selector is not null else #GP(0)

Destination selector index is within its descriptor table limits else #GP (selector) JIMP and Examine AR byte of destination selector for legal values:

JUMP CONFORMING CODE SEGMENT:

Descriptor DPL must be ≥ CPL else #GP (selector) notion than twen entre to entre years not also be and bbA' Segment must be PRESENT else #NP (selector) IP must be in code segment limit else #GP(0) Load CS:IP from destination pointer Load CS-cache with new segment descriptor Set RPL field of CS register to CPL

JUMP NONCONFORMING CODE SEGMENT:

RPL of destination selector must be ≤ CPL else #GP (selector) Descriptor DPL must = CPL else #GP (selector) Segment must be PRESENT else #NP (selector) IP must be in code segment limit else #GP(0) Load CS:IP from destination pointer Load CS-cache with new segment descriptor Set RPL field of CS register to CPL

JUMP TO CALL GATE:

Descriptor DPL must be ≥ CPL else #GP (gate selector) of smooth must be a pribrosen such that

Descriptor DPL must be ≥ gate selector RPL else #GP (gate selector)

Gate must be PRESENT else #NP (gate selector)

Examine selector to code segment given in call gate descriptor:

Selector must not be null else #GP(0)

Selector must be within its descriptor table limits else #GP (CS selector) 80 8 400 mg 2 5000 8 30

Descriptor AR byte must indicate code segment else #GP (CS selector)

If non-conforming, code segment descriptor DPL must = CPL else #GP (CS selector)

If conforming, then code segment descriptor DPL must be ≤ CPL else #GP (CS selector)

Code Segment must be PRESENT else #NP (CS selector)

IP must be in code segment limit else #GP(0)

Load CS:IP from call gate

Load CS-cache with new code segment Set RPL of CS to CPL 1900 888 9000

JUMP TASK GATE:

Gate descriptor DPL must be ≥ CPL else #GP (gate selector)

Gate descriptor DPL must be ≥ gate selector RPL else #GP (gate selector)

Task Gate must be PRESENT else #NP (gate selector)

Examine selector to TSS, given in Task Gate descriptor: at bastogo styd off Libographon at 20

Must specify global in the local/global bit else #GP (TSS selector)

Index must be within GDT limits else #GP (TSS selector)

Descriptor AR byte must specify available TSS (bottom bits 00001) else #GP (TSS selector)

Task State Segment must be PRESENT else #NP (TSS selector) 1898 948 month and another than

THE IAPX 286 INSTRUCTION SET

SWITCH_TASKS without nesting to TSS
IP must be in code segment limit else #GP(0)

JUMP TASK STATE SEGMENT:

TSS DPL must be ≥ CPL else #GP (TSS selector)
TSS DPL must be ≥ TSS selector RPL else #GP (TSS selector)
Descriptor AR byte must specify available TSS (bottom bits 00001) else #GP (TSS selector)
Task State Segment must be PRESENT else #NP (TSS selector)
SWITCH_TASKS with nesting to TS.

IP must be in code segment limit else #GP(0)

carry, indeterminate or (rotseles) Palante

PROTECTED MODE EXCEPTIONS

For NEAR jumps, #GP(0) if the destination offset is beyond the limits of the current code segment. For FAR jumps, #GP, #NP, #SS, and #TS, as indicated above. #UD if indirect inter-segment jump operand is a register.

REAL ADDRESS MODE EXCEPTIONS

#UD if indirect inter-segment jump operand is a register.

| Opcode | Instruction | Clocks | Description 490 5 ed feum 490 227 |
|------------|--------------|--------------------|--|
| 9F (Yotos) | LAHF State (| 100002 and motiod) | Load: AH = flags SF ZF xx AF xx PF xx CF |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None to crimit thompor-result toorbuil if GU#

OPERATION

The low byte of the flags word is transferred to AH. The bits, from top to bottom, are as

follows: sign, zero, indeterminate, auxiliary carry, indeterminate, parity, indeterminate, and carry.

PROTECTED MODE EXCEPTIONS

offset is beyond the limits of the current anon

REAL ADDRESS MODE EXCEPTIONS

inter-segment jump operand is a registeranoN

THE IAPX 286 INSTRUCTION SET

| | Opcode | Instruction | Clocks | Description noticution abose |
|------|---------------|-------------|---------------|---|
| 1 ew | 0F==02 b/r 20 | LAR rw,ew | A 14,mem = 16 | Load: high(rw) = Access Rights byte, selector |

FLAGS MODIFIED

When the segment register is loaded oraZ

associated cache is also load danied Roan the cache is obtained from the descriptor table

None

OPERATION

LAR expects the second operand (memory or register word) to contain a selector. If the associated descriptor is visible at the current privilege level and at the selector RPL, then the access rights byte of the descriptor is loaded into the high byte of the first (register) operand, and the low byte is set to zero. The zero flag is set if the loading was performed (i.e., the selector index is within the

table limit, descriptor DPL \geq CPL, and descriptor DPL \geq selector RPL); the zero flag is cleared otherwise.

Selector operands cannot cause protection exceptions.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTION

INTERRUPT 6; LAR is unrecognized in Real Address mode.

rate segment or readable non-conforming code segment
Descriptor DPL ≥ CPL else #GP (selector)

iss #GP (selector)

Segment must be present else #NP (selector)
.cad registers from operand
.cad segment register descriptor cache

Load registers from operand
Mark segment register cache as invalid

LDS/LES—Load Doubleword Pointer 1918 association RAL

| Opcode | Instruction | Clocks | Description | | | | | |
|---------------|-------------|----------------|-------------|------------|------|----|-----|------|
| C5 /r salvd s | LDS rw,ed | (ws)dgl7,pm=21 | Load EA o | doubleword | into | DS | and | word |
| C4 /r | LES rw,ed | 7,pm=21 | | doubleword | into | ES | and | word |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

The four-byte pointer at the memory location indicated by the second operand is loaded into a segment register and a word register. The first word of the pointer (the offset) is loaded into the register indicated by the first operand. The last word of the pointer (the selector) is loaded into the segment register (DS or ES) given by the instruction opcode.

When the segment register is loaded, its associated cache is also loaded. The data for the cache is obtained from the descriptor table entry for the selector given.

A null selector (values 0000-0003) can be loaded into DS or ES without a protection exception. Any memory reference using such a segment register value will cause a #GP(0) exception but will not result in a memory reference. The saved segment register value will be null.

Following is a list of checks and actions taken when loading the DS or ES registers:

If selector is non-null then:

Selector index must be within its descriptor table limits else #GP (selector) Examine descriptor AR byte:

Data segment or readable non-conforming code segment
Descriptor DPL ≥ CPL else #GP (selector)
Descriptor DPL ≥ selector RPL else #GP (selector)

Readable conforming code segment No DPL, RPL, or CPL checks

Else #GP (selector)

Segment must be present else #NP (selector) Load registers from operand Load segment register descriptor cache

If selector is null then:

Load registers from operand Mark segment register cache as invalid

PROTECTED MODE EXCEPTIONS

#GP or #NP, as indicated in the list above. #GP(0) or #SS(0) if operand lies outside segment limit. #UD if the source operand is a register.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for operand at offset 0FFFFH or 0FFFDH. #UD if the source operand is a register.

second operand is placed in the first (regis-

ter) operand.

NOTECTED MODE EXCEPTIONS

EAL ADDRESS MODE EXCEPTIONS

#UD if second operand is a register.

FLAGS MODIFIED

ANUTANIA ANT 12

None

The effective address (offset part

| the state of the state of the | SAYAND ATTA IT STAND | TARREST AND ADDRESS OF THE PARTY OF THE PART | |
|-------------------------------|----------------------|--|--|
| Opcode | Instruction | Clocks | Description out of the source in the Description |
| 8D /r | LEA rw,m | 3 | Calculate EA offset given by m, place in rw |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

The effective address (offset part) of the

second operand is placed in the first (register) operand.

PROTECTED MODE EXCEPTIONS

#UD if second operand is a register.

REAL ADDRESS MODE EXCEPTIONS

#UD if second operand is a register.

LEAVE—High Level Procedure Exit doll bso.l—TOLL \TODL

| Opcode | Instruction | Clocks | Description | |
|--------|-------------|---------------|---------------------------|--|
| C9 | LEAVE | Description 5 | Set SP to BP, then POP BP | |

FLAGS MODIFIED

None

FLAGS UNDEFINED sliving memus sdt li (0)904

None

OPERATION

LEAVE is the complementary operation to ENTER; it reverses the effects of that instruction. By copying BP to SP, LEAVE releases the stack space used by a procedure for its dynamics and display. The old frame pointer is now popped into BP, restoring the

Interrupt 13 for a word operand at offset OFFFFH, #UD is source operand is a

caller's frame, and a subsequent RET nn instruction will follow the back-link and remove any arguments pushed on the stack for the exiting procedure.

PROTECTED MODE EXCEPTIONS

#SS(0) if BP does not point to a location within the current stack segment.

REAL ADDRESS MODE EXCEPTIONS at 1912/1957

Interrupt 13 for a word operand at offset 0FFFFH.

LGDT and LIDT appear in operating systems software; they are not used in application programs.

LGDT/LIDT—Load Global/Interrupt on level dgild— 3VA3J Descriptor Table Register

| | | | Description | Clocks | notiousiani | abood(|
|--------|----|-------------|-------------|--------------------|---------------------|---------|
| Opcode | | Instruction | Clocks | Description | LEAVE | 63 |
| OF 01 | /2 | LGDT m | 11 | Load m into Globa | al Descriptor Table | reg |
| 0F 01 | /3 | LIDT m | 12 | Load m into Interr | rupt Descriptor Tab | ole reg |

remove any arguments pushed Dallidom 2DAJF

None

FLAGS UNDEFINED

#SS(0) if BP does not point to a location

within the current stack segment. NOITARAGO

The Global or the Interrupt Descriptor Table Register is loaded from the six bytes of memory pointed to by the effective address operand. The LIMIT field of the descriptor table register loads from the first word; the next three bytes go to the BASE field of the register; the last byte is ignored.

LGDT and LIDT appear in operating systems software; they are not used in application programs.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is not 0.

#UD if source operand is a register.

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

These instructions are valid in Real Address mode to allow the power-up initialization for Protected mode.

Interrupt 13 for a word operand at offset 0FFFFH. #UD if source operand is a register.

LLDT—Load Local Descriptor Table Register M bso.l—W2MJ

| Opcode | Instruction | Clocks | Description | | |
|----------|-----------------|-----------------|------------------------|------------------------|----------|
| 0F 00 /2 | utst8LLDT ewomi | brow /17,mem=19 | Load selector register | ew into Local Descript | or Table |

software. It does not appear Dallion Spanis

None

FLAGS UNDEFINED

#GP(0) if the current privilege level is non

OPERATION

The word operand (memory or register) to LLDT should contain a selector pointing to the Global Descriptor Table. The GDT entry should be a Local Descriptor Table. If so, then the Local Descriptor Table Register is loaded from the entry. The descriptor cache entries for DS, ES, SS, and CS are not affected. The LDT field in the TSS is not changed.

The selector operand is allowed to be zero. In that case, the Local Descriptor Table Register is marked invalid. All descriptor references (except by LAR, VERR, VERW or LSL instructions) will cause a #GP fault.

LLDT appears in operating systems software; it does not appear in applications programs.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is not 0. #GP (selector) if the selector operand does not point into the Global Descriptor Table, or if the entry in the GDT is not a Local Descriptor Table. #NP (selector) if LDT descriptor is not present. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; LLDT is not recognized in Real Address Mode.

THE PARY ONE INCTRICTION CET

| Opcode | Instruction | Clocks | Description | Instruction | ebooq |
|---------------------|-------------|---------|-------------------|---------------------|-------|
| 0Fsic 01 no/6 tossi | LMSW ew | 3,mem=6 | El - Load EA word | into Machine Status | Word |

FLAGS MODIFIED

ences (except by LAR, VERR, VER SnoW

FLAGS LINDFFINED LLDT appears in operating systems soil

OPERATION

The Machine Status Word is loaded from the source operand. This instruction may be used to switch to protected mode. If so, then it must be followed by an intra-segment jump to flush the instruction queue. LMSW will not switch back to Real Address Mode LMSW appears only in operating systems software. It does not appear in applications programs.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is not 0. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS The word operand (memory or r segment LLDT should contain a selector pointing

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset the Local Descriptor Table Register Haaaao

LOCK—Assert BUS LOCK Signal—W2Q0J\82Q0J\2Q0J

| Opcode | Instruction Clocks | Description noticement about |
|--------|--|--|
| F0 | Load 10 to [81] Into AL XOOJ Load byte [81] Into AL | Assert BUSLOCK signal for the next instruction |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

#GP(0) for an illegal memory operMOITARAGO

LOCK is a prefix that will cause the BUS LOCK signal of the iAPX 286 to be asserted for the duration of the instruction which it precedes. In a multiprocessor environment, this signal should be used to ensure that the iAPX 286 has exclusive use of any shared memory while BUS LOCK is asserted. The read-modify-write sequence typically used to implement TEST-AND-SET in the iAPX 286 is the XCHG instruction. XCHG always asserts BUS LOCK regardless of the presence or absence of the LOCK prefix.

The LOCK prefix does not lock all bus cycles of all instructions. The bus will not remain locked for all bus cycles while creating the following instructions with multi-word operands: CMPS, SCAS, STOS, LODS, PUSHA, POPA, CALL, RET, IRET, ENTER, BOUND, PUSH, POP, and any ESC.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is bigger (less privileged) than the I/O privilege level.

Other exceptions may be generated by the subsequent (locked) instruction.

REAL ADDRESS MODE EXCEPTIONS

None. Exceptions may still be generated by the subsequent (locked) instruction.

LODS/LODSB/LODSW—Load String Operand

| Opcode | Instruction | Clocks | Description | Instruction | poode |
|---------------|---------------|-------------|----------------|-------------|-------|
| for the nexOA | LODS mboousus | 5neseA | Load byte [SI] | into AL | |
| AD | LODS mw | o 5 puntent | Load byte [SI] | into AL | |
| AC | LODSB | 5 | Load byte DS:[| SI] into AL | |
| AD | LODSW | 5 | Load byte DS: | SI] into AL | |

of all instructions. The bus valled Rand locked for all bus cycles while creating the

following instructions with multi-wo

FLAGS UNDEFINED 2AO2 24MO abnasego

PUSHA, POPA, CALL, RET, Panol ENTER, BOUND, PUSH, POP, and any

OPERATION

LODS loads the AL or AX register with the memory byte or word at SI. After the transfer is made, SI is automatically advanced. If the direction flag is 0 (CLD was executed), SI increments; if the direction flag is 1 (STD was executed), SI decrements. SI increments or decrements by 1 if a byte was moved; by 2 if a word was moved.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments: #SS(0) for an illegal address in the SS segment, notioustant and lo notificul and rol

precedes. In a multiprocessor environment,

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset read-modify-write sequence typicall, H77770

LOOP/LOOPcond—Loop Control with CX Counter

| Opc | ode | Instruction | Clocks | Description | de Instruction |
|----------|-------------|-------------|--------------------|-------------|---|
| E2 E1 | cb we rotos | LOOP cb | 8,noj=4 8,noj=4 | | short if CX≠0 short if CX≠0 and equal (ZF= |
| E0 | cb | LOOPNE cb | 8,noj=4 | | short if CX≠0 and not eq |
| E0 E1 | cb Mino | LOOPNZ cb | 8,noj=4 8,noj=4 | | short if $CX \neq 0$ and $ZF = 0$ short if $CX \neq 0$ and zero ($ZF = 0$ |

FLAGS MODIFIED o sbreeds bulsv simil shi

None

The selector operand a value danieles ed.

None

OPERATION

LOOP first decrements the CX register without changing any of the flags. Then, conditions are checked as given in the description above for the form of LOOP being used. If the conditions are met, then an intrasegment jump is made. The destination to LOOP is in the range from 126 (decimal) bytes before the instruction to 127 bytes beyond the instruction.

The LOOP instructions are intended to provide iteration control and to combine loop index management with conditional branching. To use the LOOP instruction you load an unsigned iteration count into CX, then code the LOOP at the end of a series of instructions to be iterated. The destination of LOOP is a label that points to the beginning of the iteration.

PROTECTED MODE EXCEPTIONS

#GP(0) if the offset jumped to is beyond the limits of the current code segment.

REAL ADDRESS MODE EXCEPTIONS

None

| Opcode | Instruction | Clocks | Description | Instruction | |
|----------|-------------|-----------|---------------|----------------------|----------|
| OF 03 /r | LSL rw,ew | 14,mem=16 | Load: rw = Se | gment Limit, selecto | or ew do |

FLAGS MODIFIED DEC CX; jump short if CX ≠ 0 and ZF=0

DEC CX; jump short if CX = 0 and zero (ZF= oraZ

FLAGS UNDEFINED

The LOOP instructions are intend anon

index management with condition/OITARAGO

If the descriptor denoted by the selector in the second (memory or register) operand is visible at the CPL, a word that consists of the limit field of the descriptor is loaded into the left operand, which must be a register. The value is the limit field for that segment. The zero flag is set if the loading was performed (that is, if the selector is non-null, the selector index is within the descriptor table limits, the descriptor is a non-conforming segment descriptor with DPL ≥ CPL, and the descriptor DPL ≥ selector RPL); the zero flag is cleared otherwise.

The LSL instruction returns only the limit field of segments, task state segments, and local descriptor tables. The interpretation of the limit value depends on the type of segment.

The selector operand's value cannot result in a protection exception.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; LSL is not recognized in Real Address mode.

| Opcode | | Instruction | Clocks | Description | |
|---------|---|--------------|-----------|---------------------------------|--|
| OF 00 / | 3 | LTR ew letal | 17,mem=19 | Load EA word into Task Register | |

FLAGS MODIFIED stripes from offi brow All evolutions are striped and striped and striped are striped at the str

None

FLAGS UNDEFINED

None

OPERATION

The Task Register is loaded from the source register or memory location given by the operand. The loaded TSS is marked busy. A task switch operation does not occur.

LTR appears only in operating systems software. It is not used in applications programs.

A null selector (values 0000-0003) can be loaded into DS and ES registers without causing a protection exception. Any use of a segment register with a null selector to address memory will cause #GP(0) exception. No memory reference will occur.

Any move into SS will inhibit all interrupts until after the execution of the next instruction.

Following is a listing of the protected-mod: checks and actions taken in the loading of a segment register:

PROTECTED MODE EXCEPTIONS

#GP for an illegal memory operand effective address in the CS, DS, or ES segments; #SS for an illegal address in the SS segment.

#GP(0) if the current privilege level is not 0. #GP (selector) if the object named by the source selector is not a TSS or is already busy. #NP (selector) if the TSS is marked not present.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; LTR is not recognized in Real Address mode.

None

FLAGS UNDEFINED

.....

The second operand is copied to the first operand.

If the destination operand is a segment register (DS, ES, or SS), then the associated segment register cache is also loaded. The data for the cache is obtained from the descriptor table entry for the selector given.

If SS is loaded:

If selector is null than #GP(0)

Selector index must be within its descriptor table limits else #

AR byte must indicate a writable data segment else #GP (selector

DEL in the AR byte must equal CEL esse #GE (selector)
Segment must be marked PRESENT else #SS (selector)

Load SS with selector

MOV -- Move Data

LTR-Load Task Register

| Opco | de | | Instru | ction | Clocks | Description noticularity above |
|------|----|-----------|--------|-------|----------------|--|
| 88 | /r | ster | MOV | eb,rb | 2,mem=3 | On Move byte register into EA byte |
| 89 | 11 | | MOV | ew,rw | 2,mem=3 | Move word register into EA word |
| 8A | 11 | | | rb.eb | 2,mem=5 | Move EA byte into byte register |
| 8B | Ir | | MOV | rw,ew | 2,mem=5 | Move EA word into word register 3 3 3 0 M 20 |
| 8C | 10 | | | ew,ES | 2,mem=3 | Move ES into EA word |
| 8C | /1 | | | ew,CS | 2,mem=3 | Move CS into EA word |
| 8C | 12 | | | ew,SS | 2.mem=3 | Move SS into EA word |
| 8C | /3 | | | ew.DS | 2,mem=3 | Move DS into EA word |
| 8E | /0 | | | ES.mw | 5,pm=19 | Move memory word into ES |
| 8E | 10 | | | ES.rw | 2,pm=17 | Move word register into ES |
| 8E | | | | SS.mw | 5.pm=19 | Move memory word into SS |
| 8E | 12 | | MOV | SS.rw | 2.pm=17 | Move word register into SS |
| 8E | /3 | t nam | MOV | DS,mw | 5,pm=19 | Move memory word into DS |
| 8E | /3 | rie si re | | DS,rw | 2,pm=17 | Move word register into DS |
| A0 | dw | | MOV | AL,xb | 5 | Move byte variable (offset dw) into AL |
| A1 | dw | ui si a | MOV | AX,xw | 10100208) ANI# | Move word variable (offset dw) into AX |
| A2 | dw | | MOV | xb,AL | present. 8 | Move AL into byte variable (offset dw) |
| A3 | dw | | MOV | xw,AX | 3 | Move AX into word register (offset dw) |
| B0+ | rb | db | MOV | rb,db | 2 | Move immediate byte into byte register |
| B8+ | rw | dw | MOV | rw,dw | HEAL ADIGRESS | Move immediate word into word register |
| C6 | 10 | db | MOV | eb,db | 2,mem=3 | Move immediate byte into EA byte |
| C7 | /0 | dw | MOV | ew,dw | 2,mem=3 | Move immediate word into EA word |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

The second operand is copied to the first operand.

If the destination operand is a segment register (DS, ES, or SS), then the associated segment register cache is also loaded. The data for the cache is obtained from the descriptor table entry for the selector given.

A null selector (values 0000-0003) can be loaded into DS and ES registers without causing a protection exception. Any use of a segment register with a null selector to address memory will cause #GP(0) exception. No memory reference will occur.

Any move into SS will inhibit all interrupts until after the execution of the next instruction.

Following is a listing of the protected-mode checks and actions taken in the loading of a segment register:

If SS is loaded:

If selector is null then #GP(0)
Selector index must be within its descriptor table limits else #GP (selector)
Selector's RPL must equal CPL else #GP (selector)
AR byte must indicate a writable data segment else #GP (selector)
DPL in the AR byte must equal CPL else #GP (selector)
Segment must be marked PRESENT else #SS (selector)
Load SS with selector

| Load SS cache with descriptor If ES or DS is loaded with non-null selector Selector index must be within its descriptor table limits els AR byte must indicate data or readable code segment els If data or non-conforming code, then both the RPL and the CPL must be less than or equal to DPL in AR byte else | se #GP (select e #GP (selecto e | or) or) | MOVS/ |
|---|---------------------------------------|--|----------------------|
| Segment must be marked PRESENT else #NP (selector) Load segment register with selector | e/oclo | Instruction | Opcode |
| Load segment register cache with descriptor of If ES or DS is loaded with a null selector: Load segment register with selector Clear descriptor valid bit | 0 0 0 0 | MOVS mb,mb MOVS mw,mw MOVSB MOVSW | A4 A5 A4 A5 |

PROTECTED MODE EXCEPTIONS INSTANTIAL STATES

If a segment register is being loaded, #GP, #SS, and #NP, as described in the listing above.

Otherwise, #GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

NEERLANDRESS MODE EXCEPTIONS
Interrupt 13 for a word operand at offset

memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

segment override may be used for the source

After the data movement is made, both SI and DI are automatically advanced. If the direction flag is 0 (CLD was executed), the registers increment; if the direction flag is 1 (STD was executed), the registers decrement. The

MOVS/MOVSB/MOVSW—Move Data from String to Stri

| Opcode | Instruction | Clocks | Segment must be marked PRESE noifqinaed (select |
|--------|-------------|--------|---|
| A4 | MOVS mb.mb | 5 | Move byte [SI] to ES:[DI] |
| A5 | MOVS mw,mw | 5 | Move word [SI] to ES:[DI] w because at 20 to 23 |
| A4 | MOVSB | 5 | Move byte DS:[SI] to ES:[DI] an inemper band |
| A5 | MOVSW | 5 | Move word DS:[SI] to ES:[DI] notationed and |

memory operand effective ad Galaldom SDAJA

DS. or ES segments; #SS(0) for an enoN

FLAGS UNDEFINED

None

Interrupt 13 for a word operand NOTRARAGO

MOVS copies the byte or word at [SI] to the byte or word at ES:[DI]. The destination operand must be addressable from the ES register; no segment override is possible. A segment override may be used for the source operand.

After the data movement is made, both SI and DI are automatically advanced. If the direction flag is 0 (CLD was executed), the registers increment; if the direction flag is 1 (STD was executed), the registers decrement. The

registers increment or decrement by 1 if a byte was moved; by 2 if a word was moved.

MOVS can be preceded by the REP prefix for block movement of CX bytes or words. Refer to the REP instruction for details of this operation.

PROTECTED MODE EXCEPTIONS

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFH.

MUL—Unsigned Multiplication of AL or AX amous owT—DEM

| Opc | ode | Instruction | Clocks | Description | Instruction | |
|-----|-----|-----------------|-----------------|---------------|---------------------------|------------|
| F6 | /4 | etvd AMUL eb me | melamo13,mem=16 | Unsigned mult | iply (AX = $AL \times EA$ | byte) 8\ a |
| F7 | 14 | MUL ew | 21,mem=24 | | iply (DXAX = $AX \times$ | |

The carry flag is set to 1 ex daily man and

Overflow, carry bidw ni corez si bnerego tugni

FLAGS UNDEFINED

Sign, zero, auxiliary carry, parity

segment, #GP(0) for an illegal NOITARSQO If MUL has a byte operand, then the byte is multiplied by AL, and the result is left in AX. Carry and overflow are set to 0 if AH is 0; they are set to 1 otherwise.

If MUL has a word operand, then the word is multiplied by AX, and the result is left in

REAL ADDRESS MODE EXCEPTIONS

DX:AX. DX contains the high order 16 bits of the product. Carry and overflow are set to 0 if DX is 0; they are set to 1 otherwise.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS The two's complement of the regimens

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset OFFFFH.

NEG—Two's Complement Negation soligitlum bengianu—JUM

| Opc | ode | Instruction | Clocks | Description | nollourieni | Opcode |
|-----|-------------|-------------|---------|---------------|---------------------|---------|
| F6 | /3 (etyd AB | NEG eb | 2,mem=7 | Two's complet | ment negate EA byte | \$ /4 B |
| F7 | (/3 W A3 X | NEG ew | 2,mem=7 | Two's complet | ment negate EA word | 14 14 |

PX:AX. DX contains the higher AX.XQ

Overflow, sign, zero, auxiliary carry, parity, carry

FLAGS UNDEFINED MOTT430X3 300M 03T03T099

#GP(0) for an illegal memory operand canon

#SS(0) for an illegal address (0) Rotago

The two's complement of the register or memory operand replaces the old operand value. Likewise, the operand is subtracted from zero, and the result is placed in the operand. The carry flag is set to 1 except when the input operand is zero, in which case the carry flag is cleared to 0.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset OFFFFH. Was and base XA and balletter at

| Opcode | Instruction | Clocks | Description | Instruction | |
|--------|--------------------|---------|--------------|-------------|--|
| 90 | NOP A3 to tid rios | 3 reveR | No OPERATION | | |

FLAGS MODIFIED

None

segment. #GP(0) for an daniel daniel

operand effective address in the CS DenoN

OPERATION

Performs no operation. NOP is a one-byte

filler instruction that takes up space but affects none of the machine context except IP.

PROTECTED MODE EXCEPTIONS

None

REAL ADDRESS MODE EXCEPTIONS

None

The operand is inverted; that is, every 1

NOT—One's Complement Negation

| Opcode | Instruction Clocks | Description noticulari | |
|--------|----------------------|-----------------------------|--|
| F6 /2 | NOT eb MOTAR 2,mem=7 | Reverse each bit of EA byte | |
| F7 /2 | NOT ew 2,mem=7 | Reverse each bit of EA word | |

filler instruction that takes up space but

None

FLAGS UNDEFINED

None

OPERATION

The operand is inverted; that is, every 1 becomes a 0 and vice versa.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

NOP-No OPERATION

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

OR—Logical Inclusive OR

| Opcod | ele | | Instruction | Clocks | Description | |
|------------------------------|--------------|---------------------------------|--|--|--|--|
| 08 / 09 / 0A / 0B / | redir odm | port nun s port nun sr DX | OR eb,rb OR ew,rw OR rb,eb OR rw,ew | 2,mem=7 2,mem=7 2,mem=7 2,mem=7 | Logical-OR byte register into EA byte Logical-OR word register into EA word Logical-OR EA byte into byte register Logical-OR EA word into word register | |
| - / | db | XQ vec | OR AL,db | 3 | Logical-OR immediate byte into AL | |
| 0D (| dw | | OR AX,dw | 3 | Logical-OR immediate word into AX | |
| 80 / | 1 | db | OR eb,db | 3,mem=7 | Logical-OR immediate byte into EA byte | |
| 81 / | 1 | dw | OR ew,dw | 3,mem=7 | Logical-OR immediate word into EA word | |

value is zero-extended to 16 bloom again Overflow=0, sign, zero, parity, carry=0

FLAGS UNDEFINED

Auxiliary carry qui madi (agaliving asal and)

privilege level found in the flags realivilege

This instruction computes the inclusive OR of the two operands. Each bit of the result is 0 if both corresponding bits of the operands are 0; each bit is 1 otherwise. The result is placed in the first operand.

PROTECTED MODE EXCEPTIONS SMISSORU 20A 33

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment. Vig (XA to JA) totalgot out

OUT -- Output to Port

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset OFFFFH.

OUT—Output to Port

| article and the | | | | | | 13 190 |
|-----------------|--------|--------|------------|-------|--------------|--------|
| | 45,177 | inclus | ROA | 109/9 | announce (2) | |
| 0.500 | 22.6.9 | | D1529 -527 | | | |
| | | | | 500 | | |

| pcode | Instruction | Description | Clocks | Instruction | ode | Орс |
|-------|--------------------|-------------|-------------|------------------------|----------|----------|
| | L to immediate por | | Logica OR v | OUT db,AL OUT db,AX | db db | E6 E7 |
| | L to port number D | | Logicie OR | OUT DX.AL | UD | EE |
| | X to port number [| | B RO-SoipoJ | OUT DX,AX | | EF |

FLAGS MODIFIED other byte into Modern Solical October 1

None

FLAGS UNDEFINED MOIT 480X8 BOOM 08TOSTOR9

#GP(0) if the result is in a non-wrianoN

operand effective address in the (NOITARAGO

OUT transfers a data byte or data word from the register (AL or AX) given as the second operand to the output port numbered by the first operand. You can output to any port from 0-65535 by placing the port number in the DX register then using an OUT instruction with DX as the first operand. If the instruction contains an 8-bit port ID, that value is zero-extended to 16 bits.

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is bigger (has less privilege) than IOPL, which is the privilege level found in the flags register.

REAL ADDRESS MODE EXCEPTIONS

the two operands. Each bit of the resultanon

| Opcode | Instruction | Clocks | Description | notiouriani | obcode |
|--------|--------------------|-------------------------|----------------|--------------------------|--------|
| 6E | OUTS DX,eb | Pop t 2 o of sta | Output byte [S | [3] to port number DX | |
| 6F | OUTS DX,ew | te to c5/ go9 | Output word [| SI] to port number DX | |
| 6E | OUTSB 101 No. | Pop t 2 0 of sta | Output byte D | S:[SI] to port number DX | 7 |
| 6F b | now y OUTSW ni Nos | Pop t 2 5 of sta | Output word D | S:[SI] to port number DX | F |

FLAGS MODIFIED

register: loading also initiates validationol both the selector and the descripto

FLAGS UNDEFINED

A null value (0000-0003) may be loaderanoN

protection exception. Attempts to referen

memory using a segment register with OUTS transfers data from the memory byte or word at SI to the output port numbered by the DX register, the register transpared to

OUTS does not allow the specification of the port number as an immediate value. The port must be addressed through the DX register.

After the transfer is made, SI is automatically advanced. If the direction flag is 0 (CLD was executed), SI increments; if the direction flag is 1 (STD was executed), SI decrements. SI increments or decrements by 1 if a byte was moved; by 2 if a word was moved.

OUTS can be preceded by the REP prefix for block output of CX bytes or words. Refer to the REP instruction for details of this operation.

The word on the to TOMe iAPX 286 stack,

Not all output devices can handle the rate at which this instruction transfers data.

PROTECTED MDOE EXCEPTIONS Vd between in

#GP(0) if $CPL \ge IOPL$. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS 1 10109 92 911

Interrupt 13 for a word operand at offset selector into the hidden part of the Haaaao

POP - Pop a Word from the Stack W2TUO\82TUO\2TUO

| Opco | de | Instruction | Clocks | Description notionalent | eboogs |
|------|-------------|-------------|---------------|-------------------------------------|--------|
| 1F | | POP DS | 5,pm=20 | Pop top of stack into DS | |
| 07 | | POP ES | 5,pm=20 | Pop top of stack into ESUO | |
| 17 | | POP SS | 5,pm=20 | Pop top of stack into SS | |
| 8F | /O'Cl redmu | POP mw | brow 5 John O | Pop top of stack into memory word | |
| 58+ | rw | POP rw | 5 | Pop top of stack into word register | |

FLAGS MODIFIED word was moved; by 2 if 2 vd :beyon saw

None

OUTS can be preceded by the David Spanish black output of CX bytes or words Keler L.

None

OPERATION

The word on the top of the iAPX 286 stack, addressed by SS:SP, replaces the previous contents of the memory, register, or segment register operand. The stack pointer SP is incremented by 2 to point to the new top of stack.

If the destination operand is another segment register (DS, ES, or SS), the value popped must be a selector. In protected mode, loading the selector initiates automatic loading of the descriptor information associated with that selector into the hidden part of the segment register; loading also initiates validation of both the selector and the descriptor information.

A null value (0000-0003) may be loaded into the DS or ES register without causing a protection exception. Attempts to reference memory using a segment register with a null value will cause #GP(0) exception. No memory reference will occur. The saved value of the segment register will be null.

A POP SS instruction will inhibit all interrupts until after the execution of the next instruction.

Following is a listing of the protected-mode checks and actions taken in the loading of a segment register:

THE IAPX 286 INSTRUCTION SET

If SS is loaded:

If selector is null then #GP(0)

Selector index must be within its descriptor table limits else #GP (selector)

Selector's RPL must equal CPL else #GP (selector)

AR byte must indicate a writable data segment else #GP (selector)

DPL in the AR byte must equal CPL else #GP (selector)

Segment must be marked PRESENT else #SS (selector)

Load SS register with selector

Load SS cache with descriptor

If ES or DS is loaded with non-null selector:

AR byte must indicate data or readable code segment else #GP (selector)

If data or non-conforming code, then both the RPL and the

CPL must be less than or equal to DPL in AR byte else #GP (selector)

Segment must be marked PRESENT else #NP (selector)

REAL ADDRESS MODE EXCEPTIONS

Load segment register with selector

Load segment register cache with descriptor

If ES or DS is loaded with a null selector:

Load segment register with selector in the sel

Clear valid bit in cache

PROTECTED MODE EXCEPTIONS 101 El journatel

If a segment register is being loaded, #GP, #SS, and #NP, as described in the listing above.

Otherwise, #SS(0) if the current top of stack is not within the stack segment.

FLAGS MODIFIED

None

FLAGS UNDEFINED

POPA pops the eight general regis

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

POPA -- Pop All General Registers

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

POPA—Pop All General Registers (0)99% nerth than at the limits else #4P (selector) Selector index must be within its descriptor table limits else #4P (selector)

| Opcode | Instruction | Clocks | AR byte must indicate a writable date notificate acts #C |
|--------|-------------|--------|--|
| 61 | POPA | 19 | Pop DI,SI,BP,SP,BX,DX,CX,AX |

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

POPA pops the eight general registers given in the description above, except that the SP value is discarded instead of loaded into SP. POPA reverses a previous PUSHA, restoring

the general registers to their values before PUSHA was executed. The first register popped is DI.

PROTECTED MODE EXCEPTIONS In more back

#SS(0) if the starting or ending stack address is not within the stack segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

POPF—Pop from Stack into the Flags Register a dau9—H2U9

| Opcode | Instruction | Clocks | Description noitourient ebox |
|--------|-------------|--------|--------------------------------------|
| 9D | POPF | Push 6 | Pop top of stack into flags register |

FLAGS MODIFIED

Entire flags register is popped from stack

FLAGS UNDEFINED sone to engle etailemmi daug

None

which pushes the new (decremen NOITARAGO

The top of the iAPX 286 stack, pointed to by SS:SP, is copied into the iAPX 286 flags register. The stack pointer SP is incremented by 2 to point to the new top of stack. The flags, from the top bit (bit 15) to the bottom (bit 0), are as follows: undefined, nested task, I/O privilege level (2 bits), overflow, direction, interrupts enabled, trap, sign, zero, undefined, auxiliary carry, undefined, parity, undefined, and carry.

The I/O privilege level will be altered only when executing at privilege level 0. The interrupt enable flag will be altered only when executing at a level at least as privileged as the I/O privilege level. (Real Address mode is equivalent to privilege level 0.) If you execute a POPF instruction with insufficient privilege, there will be no exception; the privileged bits will not change.

PROTECTED MODE EXCEPTIONS

#SS(0) if the top of stack is not within the stack segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at 0FFFFH.

PUSH-Push a Word onto the Stack in Joseph and gog-190

| Opcode | Instruction | Clocks | Description | Instruction | Opcode |
|----------------------------------|--------------------|------------------------|--|---------------------|--------------|
| 06 0E | PUSH ES | Pop to S of sta | Push ES Push CS | | (at |
| 16 1E _o bereits ed | PUSH SS PUSH DS | The I/C privi | Push SS Push DS | o: | AGS MODIFIE |
| 50+ rw FF /6 68 dw bar | PUSH IIIW | when exacutin | Push word reg Push memory Push immedia | word | |
| | | executiis at a | | te sign-extended by | AGS UNDEFISH |

is equivalent to privilege legislom appropriate

execute a POPF instruction with insufficency

privileged bits will not change privileged by some privileged bits will not change by the privileged b

None

#SS(0) if the top of stack is not within the

The stack pointer SP is decremented by 2, and the operand is placed on the new top of stack, which is pointed to by SS:SP.

privilege, there will be no exception; the

The iAPX 286 PUSH SP instruction pushes the value of SP as it existed before the instruction. This differs from the iAPX 86. which pushes the new (decremented by 2) value.

PROTECTED MODE EXCEPTIONS

#SS(0) if the new value of SP is outside the stack segment limit.

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

PUSHA—Push All General Registers per apsid daug--- THZUG

| Opcode | Instruction | Clocks | Description noticurium abopg |
|--------|-------------|----------------|---------------------------------------|
| 60 | PUSHA netei | ger aga17/agu9 | Push AX,CX,DX,BX,original SP,BP,SI,DI |

FLAGS MODIFIED BROWNING O'LL Stat better

overflow, direction, merrupts enabled, anoN

undefined, parity, undefined Daniadou Spania

None

SS(0) if the new value of SP is ONTARAGO PUSHA saves the registers noted above on the iAPX 286 stack. The stack pointer SP is decremented by 16 to hold the 8 word values. Since the registers are pushed onto the stack in the order in which they were given, they will appear in the 16 new stack bytes in the reverse order. The last register pushed is DI.

PROTECTED MODE EXCEPTIONS

#SS(0) if the starting or ending address is outside the stack segment limit.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset SS:SP. The flags, from the top bit (1H77770

PUSHF—Push Flags Register onto the Stack A daug - AH2U9

| Opcode | Instruction | noli Clocks | Description | Instruction | Opnode |
|-------------|-------------|--------------|----------------|-------------|--------|
| 90 10,18,98 | PUSHF X8,X | Push &X,CX,D | Push flags reg | ister AHSU9 | . 08 |

FLAGS MODIFIED w which they we are not ni

will appear in the 16 new stack bytes isnoN

FLAGS UNDEFINED

None

#SS(0) if the starting or ending address is

The stack pointer SP is decremented by 2, and the iAPX 286 flags register is copied to the new top of stack, which is pointed to by SS:SP. The flags, from the top bit (15) to the bottom bit (0), are as follows: undefined,

nested task, I/O privilege level (2 bits), overflow, direction, interrupts enabled, trap, sign, zero, undefined, auxiliary carry, undefined, parity, undefined, and carry.

PROTECTED MODE EXCEPTIONS

#SS(0) if the new value of SP is outside the stack segment limit.

REAL ADDRESS MODE EXCEPTIONS between 1995

Interrupt 13 for a word operand at offset 0FFFFH.

| H 585 | addre | illegal | nts: #SS(0) for an | ES segme | d ROR, it is made after the rotation. The |
|-------|-------|---------|---------------------|-----------|---|
| Орс | ode | | Instruction Justing | Clocks-N* | at is as follows; if the carry flanoitqinased entry bit of the operand, set the overflow flag |
| D0 | /2 | | RCL eb,1 | 2,mem=7 | Rotate 9-bits (CF, EA byte) left once |
| D2 | /2 | | RCL eb,CL | 5,mem=8 | Rotate 9-bits (CF, EA byte) left CL times |
| CO | /2 | db | RCL eb,db | 5,mem=8 | Rotate 9-bits (CF, EA byte) left db times |
| D1 | /2 | | RCL ew,1 | 2,mem=7 | Rotate 17-bits (CF, EA word) left once |
| D3 | /2 8 | | RCL ew,CL of El | 5,mem=8 | Rotate 17-bits (CF, EA word) left CL times |
| C1 | /2 | db | RCL ew,db | 5,mem=8 | Rotate 17-bits (CF, EA word) left db times |
| D0 | /3 | | RCR eb,1 | 2,mem=7 | Rotate 9-bits (CF, EA byte) right once |
| D2 | /3 | | RCR eb,CL | 5,mem=8 | Rotate 9-bits (CF, EA byte) right CL times |
| C0 | /3 | db | RCR eb,db | 5,mem=8 | Rotate 9-bits (CF, EA byte) right db times |
| D1 | /3 | | RCR ew,1 | 2,mem=7 | Rotate 17-bits (CF, EA word) right once |
| D3 | /3 | | RCR ew,CL | 5,mem=8 | Rotate 17-bits (CF, EA word) right CL times |
| C1 | /3 | db | RCR ew,db | 5,mem=8 | Rotate 17-bits (CF, EA word) right db times |
| D0 | /0 | | ROL eb,1 | 2,mem=7 | Rotate 8-bit EA byte left once |
| D2 | /0 | | ROL eb,CL | 5,mem=8 | Rotate 8-bit EA byte left CL times |
| C0 | /0 | db | ROL eb,db | 5,mem=8 | Rotate 8-bit EA byte left db times |
| D1 | /0 | | ROL ew,1 | 2,mem=7 | Rotate 16-bit EA word left once |
| D3 | /0 | | ROL ew,CL | 5,mem=8 | Rotate 16-bit EA word left CL times |
| C1 | /0 | db | ROL ew,db | 5,mem=8 | Rotate 16-bit EA word left db times |
| D0 | /1 | | ROR eb,1 | 2,mem=7 | Rotate 8-bit EA byte right once |
| D2 | /1 | | ROR eb,CL | 5,mem=8 | Rotate 8-bit EA byte right CL times |
| C0 | /1 | db | ROR eb,db | 5,mem=8 | Rotate 8-bit EA byte right db times |
| D1 | /1 | | ROR ew,1 | 2,mem=7 | Rotate 16-bit EA word right once |
| D3 | /1 | | ROR ew,CL | 5,mem=8 | Rotate 16-bit EA word right CL times |
| C1 | /1 | db | ROR ew,db | 5,mem=8 | Rotate 16-bit EA word right db times |

^{*} Add 1 clock to the times shown for each rotate made

FLAGS MODIFIED

Overflow (only for single rotates), carry

FLAGS UNDEFINED

Overflow for multi-bit rotates

OPERATION

Each rotate instruction shifts the bits of the register or memory operand given. The left rotate instructions shift all of the bits upward, except for the top bit, which comes back around to the bottom. The right rotate instructions do the reverse: the bits shift downward, with the bottom bit coming around to the top.

For the RCL and RCR instructions, the carry flag is part of the rotated quantity. RCL shifts the carry flag into the bottom bit and shifts the top bit into the carry flag; RCR shifts the carry flag into the top bit and shifts the bottom bit into the carry flag. For the ROL and ROR instructions, the original value of the carry flag is not a part of the result; nonetheless, the carry flag receives a copy of the bit that was shifted from one end to the other.

The rotate is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. The iAPX 286 does not allow rotation counts greater than 31. If a rotation count greater than 31 is attempted, only the bottom five bits of the rotation are used. The iAPX 86 does not mask rotate counts.

The overflow flag is set only for the singlerotate (second operand = 1) forms of the

segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset

| meeriape | 15 101 4 11 | OLG | operana | ut c | TIDEC |
|------------|-------------|-----|---------|------|-------|
| OFFFFH. | | | | | |
| 2, mem = 7 | eb,1 | | | | |
| 5,mem=8 | eb,CL | | | | |
| | | | | | |
| | | | | | |
| 5,mem=8 | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| 2,mem=7 | | | | | |
| | ew,CL | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | 10 |
| | | | | | |

instructions. For RCR, the test for overflow

is made before the rotation; for RCL, ROL,

and ROR, it is made after the rotation. The

test is as follows: if the carry flag equals the

high bit of the operand, set the overflow flag to 0; if the carry flag does not equal the high bit of the operand, set the overflow flag to 1.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable

REP/REPE/REPNE—Repeat Following String Operation

| Opcode | Instruction | Clocks* | Check the CX register. If it notiquedit |
|---|--|--|--|
| F3 6C F3 6D F3 6C F3 6D F3 6D F3 A4 F3 A5 F3 A6 F3 A6 F3 6F F3 6F F3 AA F3 AB F3 AA F3 AB F3 AA F3 AB F3 A6 F3 A7 F3 AE F3 AF F3 AF F3 AE F3 AF F3 AF | REP INS eb,DX REP INS ew,DX REP INSB REP INSW REP MOVS mb,mb REP MOVS mw,mw REP MOVSW REP OUTS DX,eb REP OUTS DX,eb REP OUTS DX,ew REP OUTS DX,ew REP OUTSB REP OUTSB REP STOS mb REP STOS mb REP STOS B REP STOSB REPE CMPS mb,mb REPE CMPSB REPE CMPSB REPE CMPSB REPE CMPSW REPE SCAS mb REPE SCAS mb REPNE CMPSB REPNE SCAS mb REPNE SCASB REPNE SCASB | 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+4*CX 5+8*CX 4+3*CX 4+3*CX 4+3*CX 4+3*CX 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+9*N 5+9*N 5+9*N 5+8*N 5+9*N 5+9*N 5+9*N 5+9*N 5+8*N 5+9*N | Input CX bytes from port DX into ES:[DI] Input CX words from port DX into ES:[DI] Input CX bytes from port DX into ES:[DI] Input CX words from port DX into ES:[DI] Input CX words from port DX into ES:[DI] Move CX bytes from [SI] to ES:[DI] Move CX bytes from [SI] to ES:[DI] Move CX words from DS:[SI] to ES:[DI] Move CX words from DS:[SI] to ES:[DI] Output CX bytes from [SI] to port DX Output CX words from DS:[SI] to port DX Output CX bytes from DS:[SI] to port DX Output CX words from DS:[SI] to port DX FIII CX bytes at ES:[DI] with AL FIII CX words at ES:[DI] with AX FIII CX words at ES:[DI] with AX Find nonmatching bytes in ES:[DI] and [SI] Find nonmatching words in ES:[DI] and DS:[SI] Find non-AL byte starting at ES:[DI] Find non-AL byte starting at ES:[DI] Find non-AX word starting at ES:[DI] Find matching bytes in ES:[DI] and [SI] Find matching words in ES:[DI] Find AL, starting at ES:[DI] Find AL, starting at ES:[DI] Find AX, starting at ES:[DI] |

^{*} N denotes the number of iterations actually executed.

FLAGS MODIFIED

By CMPS and SCAS, none by REP

FLAGS UNDEFINED

None

OPERATION

REP, REPE, and REPNE are prefix operations. These prefixes cause the string instruction that follows to be repeated CX times or (for REPE and REPNE) until the indicated condition in the zero flag is no longer met.

Thus, REPE stands for "Repeat while equal," REPNE for "Repeat while not equal."

The REP prefixes make sense only in the contexts listed above. They cannot be applied to anything other than string operations.

Synonymous forms of REPE and REPNE are REPZ and REPNZ, respectively.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use a LOOP construct.

The precise action for each iteration is as follows:

- 1. Check the CX register. If it is zero, exit the iteration and move to the next instruction.
- 2. Acknowledge any pending interrupts.
- 3. Perform the string operation once.
- Decrement CX by 1; no flags are modified.
- 5. If the string operation is SCAS or CMPS, check the zero flag. If the repeat condition does not hold, then exit the iteration and move to the next instruction. Exit if the prefix is REPE and ZF=0 (the last comparison was not equal), or if the prefix is REPNE and ZF=1 (the last comparison was equal).
- 6. Go to step 1 for the next iteration.

As defined by the individual string-ops, the direction of movement through the block is determined by the direction flag. If the direction flag is 1 (STD was executed), SI and/or DI start at the end of the block and move

backward; if the direction flag is 0 (CLD was executed), SI and/or DI start at the beginning of the block and move forward.

For repeated SCAS and CMPS operations the repeat can be exited for one of two different reasons: the CX count can be exhausted or the zero flag can fail the repeat condition. Your code will probably want to distinguish between the two cases. It can do so via either the JCXZ instruction or the conditional jumps that test the zero flag (JZ, JNZ, JE, and JNE).

NOTE

Not all input/output ports can handle the rate at which the repeated I/O instructions execute.

PROTECTED MODE EXCEPTIONS

None by REP; exceptions can be generated when the string-op is executed.

REAL ADDRESS MODE EXCEPTIONS

None by REP; exceptions can be generated when the string-op is executed.

The REP prefixes make sense only in the contexts listed above. They cannot be applied to anything other than string operations.

Synonymous forms of REPE and REPNE are REPZ and REPNZ, respectively.

OPERATION
REP, REPE, and REPNE are prefix operations. These prefixes cause the string instruction that follows to be repeated CX times or (for REPE and REPNE) until the indicated condition in the zero flag is no longer met.

RET—Return from Procedure

| Opcode | Instruction | Clocks* | RETURN TO SAME LEVEL: noitqinsed Return selector must be non-null alse #GP(0) |
|--------|----------------|---------------------|---|
| СВ | RET (10106 | 15,pm=25 | Return to far caller, same privilege |
| CB | RET | (10155 92) 92% sale | Return, lesser privilege, switch stacks |
| C3 | RET (10)09(82) | equal CPL elap #GP | Return to near caller |
| CA dw | RET dw (1010) | 15,pm=25 | RET (far), same privilege, pop dw bytes |
| CA dw | RET dw | 55 (10108 | RET (far), lesser privilege, pop dw bytes |
| C2 dw | RET dw | 11 (0)38% 98 | RET (near), pop dw bytes pushed before Cal |

^{*}Add 1 clock for each byte in the next instruction executed.

FLAGS MODIFIED

None

FLAGS UNDEFINED

None

OPERATION

RET transfers control to a return address located on the stack. The address is usually placed on the stack by a CALL instruction; in that case, the return is made to the instruction that follows the CALL.

There is an optional numeric parameter to RET. It gives the number of stack bytes to be released after the return address is popped. These bytes are typically used as input parameters to the procedure called.

For the intra-segment return, the address on the stack is a 2-byte quantity popped into IP. The CS register is unchanged.

For the inter-segment return, the address on the stack is a 4-byte-long pointer. The offset is popped first, followed by the selector. In real address mode, CS and IP are directly loaded.

In protected mode, an inter-segment return causes the processor to consult the descriptor addressed by the return selector. The AR byte of the descriptor must indicate a code segment of equal or less privilege (of greater or equal numeric value) than the current privilege level. Returns to a lesser privilege level cause the stack to be reloaded from the value saved beyond the parameter block.

The DS and ES segment registers may be set to zero by the inter-segment RET instruction. If these registers refer to segments which cannot be used by the new privilege level, they are set to zero to prevent unauthorized access.

The following list of checks and actions describes the protected-mode inter-segment return in detail.

PROTECTED MODE EXCEPTIONS

Second word on stack must be within stack limits else #SS(0) Inter-segment RET: Return selector RPL must be > CPL else #GP (return selector) If return selector RPL = CPL then RETURN TO SAME LEVEL: Return selector must be non-null else #GP(0) Selector index must be within its descriptor table limits else #GP (selector) Descriptor AR byte must indicate code segment else #GP (selector) If non-conforming then code segment DPL must equal CPL else #GP (selector) If conforming then code segment DPL must be < CPL else #GP (selector) Code segment must be PRESENT else #NP (selector) Top word on stack must be within stack limits else #SS(0) IP must be in code segment limit else #GP(0) Load CS:IP from stack Load CS-cache with descriptor Increment SP by 4 plus the immediate offset if it exists For the inter-segment return, the addresion RETURN TO OUTER PRIVILEGE LEVEL: Top (8+immediate) bytes on stack must be within stack limits else #SS(0) Examine return CS selector (at SP+2) and associated descriptor: Selector must be non-null else #GP(0) Selector index must be within its descriptor table limits else #GP (selector) Descriptor AR byte must indicate code segment else #GP (selector) If non-conforming then code segment DPL must equal return selector RPL else #GP (selector) If conforming then code segment DPL must be
return selector RPL else #GP (selector) Segment must be PRESENT else #NP (selector) Examine return SS selector (at SP+6+imm) and associated descriptor: Selector must be non-null else #GP(0) Selector index must be within its descriptor table limits else #GP (selector) Selector RPL must equal the RPL of the return CS selector else #GP (selector) Descriptor AR byte must indicate a writable data segment else #GP (selector) Descriptor DPL must equal the RPL of the return CS selector else #GP (selector) 151 of 1,5285 1811 ai Segment must be PRESENT else #NP (selector) IP must be in code segment limit else # GP(0) Set CPL to the RPL of the return CS selector Load CS:IP from stack Set CS RPL to CPL Increment SP by 4 plus the immediate offset if it exists Load SS:SP from stack Load the CS-cache with the return CS descriptor Load the SS-cache with the return SS descriptor For each of ES and DS: If the current register setting is not valid for the outer level, set the register to null (selector = AR = 0) To be valid, the register setting must satisfy the following properties: Selector index must be within descriptor table limits seathers at the intra-segment return, the address stimil and research to the second seco Descriptor AR byte must indicate data or readable code segment If segment is data or non-conforming code, then: DPL must be ≥ CPL, or b mi mustar

PROTECTED MODE EXCEPTIONS

#GP, #NP, or #SS, as described in the above listing.

DPL must be ≥ RPL

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 if the stack pop wraps around from 0FFFFH to 0.

SAHF—Store AH into Flags II MAR - AHR \JHR \AR \JAR \JAR

| Opcode | Instruction Clocks | Description | etion | | | | ope |
|--|---|--|--|-------------------|----------|--------|----------------------------|
| 9E | SAHF Ovd Byd AE 2 gliffuM | Store AH in | to flags SF | ZF xx A | F xx PF | xx C | FOO |
| FLAGS MODIFIE Sign, zero, au | eemit da wyd efyd AE yrghluM ED eono Eyd brow AE yrghluM xiliary carry, parity, carry | from the AH 0, respective | ly. dowe | from b | its 7, 6 | , 4, 2 | e, and |
| Signed divide EA by a by 2, once Signed divide EA by a by 2, CI DANIFEDANU SPARIF Signed divide EA by a by 2, db times Signed divide EA word by 2, once Signed divide EA word by 2, OL times Signed divide EA word by 2, db times MOITARREPO | | PROTECTED MODE EXCEPTIONS None REAL ADDRESS MODE EXCEPTIO | | | | | D2 C0 D1 D3 C1 |
| imes se times | ed above are loaded with values | None n.a 8 = mem.a 7 = mem.s 8 = mem.a 8 = mem.a | eb,1 eb,CL eb,db ew,1 ew,CL ew,db | 9HR 9HR 9HR | | | D0 D2 C0 D3 C1 |

Add 1 clock to the times shown for each shift performed

FLAGS MODIFIED

Overflow (only for single-shift form), carry, zero, overflow, parity, sign

FLAGS UNDEFINED

Auxiliary carry

DPERATION

SAL (or its synonym SHL) shifts the bits of the operand upward. The high-order bit is shifted into the carry flag, and the low-order bit is set to 0.

SAR and SHR shift the bits of the operand downward. The low-order bit is shifted into the carry flag. The effect is to divide the operand by 2. SAR performs a signed divide: the high-order bit remains the same. SHR performs an unsigned divide: the high-order bit is set to 0.

The shift is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. The iAPX 286 does not

allow shift counts go ther than 31. If a shift count greater than 31 is attempted, only the bottom five bits of the shift count are used. The iAPX 86 uses all 8 bits of the shift count.

The overflow flag is set only if the single-shift forms of the instructions are used. For left shifts, it is set to 0 if he high bit of the answer is the same as the result carry flag (i.e., the top two bits of the original operand were the same); it is set to 1 if they are different. For SAR it is set to 0 for all single shifts. For SHR, it is set to the high-order bit of the original operand.

PROTECTED MODE EXCEPTIONS

#GP(0) if the operand is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

SAL/SAR/SHL/SHR—Shift Instructions HA 91012 -- FIMAS

| | Instruction | Description | Clocks-N* | ruction | Instr | | ode | Орс |
|--------------|-------------------------|----------------|---------------|---------|---------|-------|-----|-------------|
| | | Multiply EA by | 2,mem=7 | . eb,1 | | 79 xx | /4 | (E) (2) (F) |
| | te by 2, CL times | | 5,mem=8 | . eb,CL | | | 14 | |
| | te by 2, db times | | 5,mem=8 | . eb,db | SAL | db | /4 | C0 |
| | ord by 2, once | Multiply EA wo | 2,mem=7 | . ew,1 | SAL | | 14 | D1 |
| | ord by 2, CL times | Multiply EA wo | 5,mem=8 | ew,CL | SAL | | 14 | D3 |
| In, Zero, au | ord by 2, db times | Multiply EA wo | Viovi 5,mem=8 | . ew,db | SAL | db | 14 | C1 |
| | EA byte by 2, once | Signed divide | 2,mem=7 | R eb,1 | SAR | | 17 | D0 |
| nesadulada | EA byte by 2, CL time | Signed divide | 5,mem=8 | eb.CL | SAR | | 17 | D2 |
| es | EA byte by 2, db time | Signed divide | 5,mem=8 | R eb.db | SAR | db | 17 | CO |
| | EA word by 2, once | Signed divide | 2,mem=7 | R ew.1 | SAR | | 17 | D1 |
| | EA word by 2, CL tim | | 5,mem=8 | R ew.CL | SAR | | 17 | D3 |
| nes MOITARE | EA word by 2, db time | Signed divide | 5,mem=8 | R ew.db | MOITSAR | db | 17 | C1 |
| | de EA byte by 2, once | | 2,mem=7 | R eb.1 | | | /5 | D0 |
| | de EA byte by 2, CL ti | | 5,mem=8 | R eb.CL | | | /5 | D2 |
| | de EA byte by 2, db til | | 5,mem=8 | R eb.db | | db | /5 | CO |
| | de EA word by 2, onc | | 2.mem=7 | R ew.1 | | | /5 | D1 |
| | de EA word by 2, CL | | 5.mem=8 | R ew,CL | | | /5 | D3 |
| | de EA word by 2, db t | | 5,mem=8 | R ew.db | | db | /5 | C1 |

^{*} Add 1 clock to the times shown for each shift performed

FLAGS MODIFIED

Overflow (only for single-shift form), carry, zero, overflow, parity, sign

FLAGS UNDEFINED

Auxiliary carry

OPERATION

SAL (or its synonym SHL) shifts the bits of the operand upward. The high-order bit is shifted into the carry flag, and the low-order bit is set to 0.

SAR and SHR shift the bits of the operand downward. The low-order bit is shifted into the carry flag. The effect is to divide the operand by 2. SAR performs a signed divide: the high-order bit remains the same. SHR performs an unsigned divide: the high-order bit is set to 0.

The shift is repeated the number of times indicated by the second operand, which is either an immediate number or the contents of the CL register. The iAPX 286 does not

allow shift counts greater than 31. If a shift count greater than 31 is attempted, only the bottom five bits of the shift count are used. The iAPX 86 uses all 8 bits of the shift count.

The overflow flag is set only if the single-shift forms of the instructions are used. For left shifts, it is set to 0 if the high bit of the answer is the same as the result carry flag (i.e., the top two bits of the original operand were the same); it is set to 1 if they are different. For SAR it is set to 0 for all single shifts. For SHR, it is set to the high-order bit of the original operand.

PROTECTED MODE EXCEPTIONS

#GP(0) if the operand is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

SBB—Integer Subtraction With Borrow ADE \82ADE \2ADE

| Opcode | Instruction | Clocks | Description notionated ebood |
|------------|-------------|----------------|---|
| 18 /rig es | SBB eb,rb | 2,mem=7 | Subtract with borrow byte register from EA |
| 19 // 0 00 | SBB ew,rw | 2,mem=7 | Subtract with borrow word register from EA word |
| 1A /r | SBB rb,eb | 2,mem=7 | Subtract with borrow EA byte from byte register |
| B /r | SBB rw,ew | 2,mem=7 | Subtract with borrow EA word from word register |
| 1C db | SBB AL, db | I if byt & wer | Subtract with borrow imm, byte from AL |
| 1D dw | SBB AX,dw | 3 | Subtract with borrow imm, word from AX |
| 80 /3 di | SBB eb,db | 3,mem=7 | Subtract with borrow imm. byte from EA byte |
| 81 /3 di | w SBB ew,dw | 3,mem=7 | Subtract with borrow imm, word from EA word |
| 83 /3 di | SBB ew.db | 3,mem=7 | Subtract with borrow imm, byte from EA word |

FLAGS MODIFIED

Overflow, sign, zero, auxiliary carry, parity, carry

tive address in the CS, DS, Daniadou Spal

#SS(0) for an illegal address in the snoN

OPERATION

The second operand is added to the carry flag and the result is subtracted from the first operand. The first operand is replaced with the result of the subtraction, and the flags are set accordingly. When a byte-immediate value is subtracted from a word operand, the immediate value is first sign-extended.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

SUAS/ SUASB/ SUASW — Compare String Data

| Opcode | Instruction | Clocks | Description |
|---------------|-------------|----------------|--|
| AEE mon ne | SCAS mb | Subtropt with | Compare bytes AL - ES:[DI], advance DI |
| AF | SCAS mw | 7 styd | Compare words AX - ES:[DI], advance DI |
| AE I mont net | SCASB | Subtrapit with | Compare bytes AL - ES:[DI], advance DI |
| AF | SCASW | 7 brow | Compare words AX - ES:[DI], advance DI |

FLAGS MODIFIED OW A3 worned drilly feathful

Overflow, sign, zero, auxiliary carry, parity, carry

FLAGS UNDEFINED OW, mmi worned this toerdous

None

When a byte-immediate value is MOITARAGO

SCAS subtracts the memory byte or word at ES:DI from the AL or AX register. The result is discarded; only the flags are set. The operand must be addressable from the ES register; no segment override is possible.

After the comparison is made, DI is automatically advanced. If the direction flag is 0 (CLD was executed), DI increments; if the direction flag is 1 (STD was executed), DI

decrements. DI increments or decrements by 1 if bytes were compared; by 2 if words were compared.

SCAS can be preceded by the REPE or REPNE prefix for a block search of CX bytes or words. Refer to the REP instruction for details of this operation.

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

SGDT/SIDT—Store Global/Interrupt Descriptor Table TOJE Register

| | | | | noitghosed | Clocks | noitourien | | ebo | 300 |
|-----|-----|----|------------------|--------------------|---------------------|--------------------|----------|-------|-----|
| Opc | ode | | Descriptor Table | Clocks | Description 2,mem=3 | SLDT ew | | 00 | |
| 0F | 01 | /0 | SGDT m | 11 ^{010W} | Store Global D | Descriptor Table r | egister | to m | |
| 0F | 01 | /1 | SIDT m | 12 | Store Interrup | t Descriptor Table | e regist | er to | m |

software. It is not used indirect or software.

None

FLAGS UNDEFINEDMOIT930X3 300M 03T03T0R9

#GP(0) if the destination is in a non-wright

operand effective address in the MOITARAGO

The contents of the descriptor table register are copied to six bytes of memory indicated by the operand. The LIMIT field of the register goes to the first word at the effective address; the next three bytes get the BASE field of the register; and the last byte is undefined.

SGDT and SIDT appear only in operating systems software; they are not used in applications programs.

PROTECTED MODE EXCEPTIONS

#UD if the destination operand is a register. #GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS 170-5 and mi

These instructions are valid in Real Address mode to facilitate power-up or to reset initialization prior to entering Protected mode.

#UD if the destination operand is a register. Interrupt 13 for a word operand at offset 0FFFFH.

SLDT—Store Local Descriptor Table Register

| Opc | ode | | Instruction | Clocks | Description | |
|-----|-----|----|---------------------|---------|--|----|
| 0F | 00 | /0 | SLDT ew | 2,mem=3 | Store Local Descriptor Table register to | EA |
| | | | Descriptor Table re | | word m TGD2 0/ 10 | |

FLAGS MODIFIED

None

#GP(0) if the desination is Daniadou Spala segment. #GP(0) for an Daniadou Spala

operand effective address in the CS. panol

OPERATION

The Local Descriptor Table register is stored in the 2-byte register or memory location indicated by the effective address operand. This register is a selector that points into the Global Descriptor Table.

SLDT appears only in operating systems software. It is not used in applications programs.

SCDT/SDT-

PROTECTED MODE EXCEPTIONS

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; SLDT is not recognized in Real Address mode.

#UD if the destination operand is a regis er.
Interrupt 13 for a word operand at offset
OFFFFH

SGDT and SIDT appear only in operating systems software; they are not used in appliations programs.

SMSW—Store Machine Status Word

| Opcode | Instruction Clocks | Description notions about about |
|----------|-----------------------|--------------------------------------|
| OF 01 /4 | SMSW ew pan vm2,mem=3 | Store Machine Status Word to EA word |

FLAGS MODIFIED MOTTES NA SCOM CETTESTORS

None

REAL ADDRESS MODE EXCEPTION PROPERTY

None

OPERATION

The Machine Status Word is stored in the 2-byte register or memory location indicated by the effective address operand.

PROTECTED MODE EXCEPTIONS 3 PROTECTED MODE EXCEPTION 3 PROTECTED MODE

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

STC-Set Carry Flag

REAL ADDRESS MODE EXCEPTIONS

STC—Set Carry Flag

SMSW-Store Machine Status Word

| Opcode | Instruction | Clocks | Description | Instruction | | |
|-------------|-------------------|------------|----------------|-------------|----|--|
| F9 byond AB | tione Status OTS! | Storrg/Nac | Set carry flag | SMSW ew | /4 | |

FLAGS MODIFIED MOITS BOX BEACH TO ME TO STORE THE STORE

#GP(0) if the destination is in a nof = yran's segment. #GP(0) for an illegal memory operand effective address in illegal memory. ES segments; #SS(0) for an illegal add enow the SS segment.

OPERATION

The carry flag is set to 1.00M PERFECT Interrupt 13 for a word operand at offset

PROTECTED MODE EXCEPTIONS THE GOM SOAJE

None

REAL ADDRESS MODE EXCEPTIONS ABOUT SOAJA

None

DPERATION

The Machine Status Word is stored in the 2-byte register or memory location indicated by the effective address operand.

STD—Set Direction Flag

| Opcode | Instruction | Clocks | Description | instruction | Opcode |
|--|---|--------|--|------------------|----------------|
| FD beldene stqumeSTDpsil eldene tqum2 ni teS | | | Set direction flag so SI and DI will decrement | | |
| | ill now respond to Consequence in the next in | | index registers operate. | s (SI and/or DI) | on which they |
| | NODE EXCEPTION DAN 10 CUTTENT privilege l | | PROTECTED MO | DE EXCEPTIONS | FLAGS UNDEFINE |

The direction flag is set to 1. This causes all subsequent string operations to decrement the

OPERATION

REAL ADDRESS MODE EXCEPTIONS

None MOITARSS

STI-Set Interrupt Enable Flag

STI—Set Direction Flag galf alder Turner Set Direction Flag

| Opcode | Instruction | Clocks | Description | Instruction | Opcode |
|---------------|----------------------|-----------------|-----------------|------------------------|----------------|
| decrementB7 | ag so SI alTZDI with | Set disction fi | Set interrupt e | enable flag, interrupt | s enabled |
| FLAGS MODIFIE | (SI and/or DI) | index registers | iAPX 286 will | now respond to e | xternal inter- |
| Interrupt = 1 | | | rupts after exe | cuting the next in | struction. |
| | | | DDOTECTED MO | DE EVOEDTIONS | |

PROTECTED MODE EXCEPTIONS

None

OPERATION

The interrupts-enabled flag is set to 1. The

REAL ADDRESS MODE EXCEPTIONS

PROTECTED MODE EXCEPTIONS

#GP(0) if the current privilege level is bigger (has less privilege) than the I/O privilege level.

REAL ADDRESS MODE EXCEPTIONS 12 Insuposedus

None

STOS/STOSB/STOSW—Store String Data Teroid—912

| Opcode | Instruction | Clocks | Description | Instruction | |
|--------|-------------|--------------|----------------|-------------------------|--------|
| AA | STOS mb | Store Bask R | Store AL to by | te ES:[DI], advance DI | |
| AB | STOS mw | 3 | Store AX to wo | ord ES:[DI], advance DI | |
| AA | STOSB | 3 | Store AL to by | te ES:[DI], advance DI | |
| AB | STOSW | 3027089 | Store AX to wo | ord ES:[DI], advance DI | TON PO |

segment, #GP(0) for an i Dallidom Spall

operand effective address in the CS. DenoN

FLAGS UNDEFINED

None

Interrupt 6; STR is not recognized in ANTARAGO

STOS transfers the contents the AL or AX register to the memory byte or word at ES:DI. The operand must be addressable from the ES register; no segment override is possible.

After the transfer is made, DI is automatically advanced. If the direction flag is 0 (CLD was executed), DI increments; if the direction flag is 1 (STD was executed), DI decrements.

DI increments or decrements by 1 if a byte was moved; by 2 if a word was moved.

STOS can be preceded by the REP prefix for a block fill of CX bytes or words. Refer to the REP instruction for details of this operation.

PROTECTED MODE EXCEPTIONS and vid batteribal

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

STR—Store Task Register 1012 W2012 \82012 \2012

| Opcode | Instruction Clocks | Description | Opeode |
|--------|---------------------------------------|--------------------------------|----------|
| OF 00 | /1 SOME STR ew 3 STR 2,mem=3 | Store Task Register to EA word | AA BA |
| | Store AL to byte ES: [DI], advance DI | STOSB 3 | AA |

Store AX to word ES [DI], edvardIndom Range

None

was moved; by 2 if a word w Ganifadnu Span

Non

OPERATION

The contents of the Task Register are copied to the 2-byte register or memory location indicated by the effective address operand.

#GP(0) if the destination is in a non-wittable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset orFFFH.

PROTECTED MODE EXCEPTIONS

#GP(0) if the destination is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; STR is not recognized in Real Address mode.

register to the memory byte or word at ES:DI.

The operand must be addressable from the ES register; no segment override is possible.

After the transfer is made, DI is automatically advanced. If the direction flag is 0 (CLD was executed), DI increments; if the direction flag is 1 (STD was executed), DI decrements.

SUB—Integer Subtraction

| Opcode Ins | struction notice | Clocks | Description notiousiani | |
|--|-------------------------------------|---------|--------------------------------------|-------|
| 28 /r and an SU | JB eb.rb | 2,mem=7 | Subtract byte register from EA byte | |
| 29 /r SU | JB ew.rw | 2,mem=7 | Subtract word register from EA word | |
| | JB rb.eb | 2,mem=7 | Subtract EA byte from byte register | |
| 2B /r SU | JB rw.ew | 2,mem=7 | Subtract EA word from word register | |
| 2C db SU | JB AL, db | 3 OMA | Subtract immediate byte from AL | |
| 2D dw SU | JB AX,dw | 3 OMA | Subtract immediate word from AX | |
| 80 /5 db SU | JB eb.db | 3,mem=7 | Subtract immediate byte from EA byte | |
| 81 /5 dw SU | JB ew.dw | 3.mem=7 | Subtract immediate word from EA word | Int s |
| The section of the same of the | CALL TO LONG TO THE PROPERTY OF THE | 3,mem=7 | Subtract immediate byte from EA word | |

result of the operation is discarding Repair Overflow, sign, zero, auxiliary carry, parity, carry

PROTECTED MODE EXCEPTIONS

tive address in the CS, DS, GANTAGONU SDAJA

#SS(0) for an illegal address in the snow

OPERATION

The second operand is subtracted from the first operand, and the first operand is replaced with the result.

When a byte-immediate value is subtracted from a word operand, the immediate value is first sign-extended.

TEST-Logical Compare

PROTECTED MODE EXCEPTIONS THE THE SOALS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the two operands given. Each themges 2S ent

REAL ADDRESS MODE EXCEPTIONS

WAIT—Wait Until BUSY Pin Is Inactive (HIGH) — WARY

| Opcode | Instruction | Clocks | Description notionizati | epoode |
|----------------|----------------|-----------------|--|--------|
| Selector ew 80 | WAIT of nabing | Set ZFE 1 if se | Wait until BUSY pin is inactive (HIGH) | 00 3 |

FLAGS MODIFIED

4. If the code segment is readable snow conforming, the descriptor privilege level

(DPL) can be any val daniadnu spala

Otherwise, the DPL must be greater binol

lege as) both the current privi NOITARAGO

WAIT suspends execution of 80286 instructions until the BUSY pin is inactive (high). The BUSY pin is driven by the 80287 numeric processor extension. WAIT is issued

indicated access (read or write) were performed. The zero flag receives the result of the validation. The selector's value cannot result in a protection exception. This enables the software to anticipate possible segment access problems.

PROTECTED MODE EXCEPTIONS

The only faults that can occur are those generated by illegally addressing the memory operand which contains the selector. The selector is not loaded into any segment register, and no faults attributable to the selector operand are generated.

#GP(0) for an illegal memory operand eff sctive address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

PHOTOGRAPH SANDERS SANDER SANDERS

Interrupt 6; VERR and VERW are not recognized in Real Address Mode.

to ensure that the numeric instruction being executed is complete, and to check for a possible numeric fault (see below).

PROTECTED MODE EXCEPTIONS

#NM if task switch flag in MSW is set. #MF is 80287 has detected an unmasked numeric error.

REAL ADDRESS MODE EXCEPTIONS

Same as Protected mode.

VERR and VERW expect the 2-byte register or memory operand to contain the value of a selector. The instructions determine whether the segment denoted by the selector is reachable from the current privilege level; the instructions also determine whether it is readable or writable. If the segment is determined to be accessible, the zero flag is set to i; if the segment is not accessible, it is set to 0. To set ZF, the following conditions must be exert.

- The selector must denote a descriptor within the bounds of the table (GDT or LDT); that is, the selector must be "defined."
- The selector must denote the descriptor of a code or data segment.
- 3. If the instruction is VERR, the segment must be readable. If the instruction is VERW, the segment must be a writable data segment.

VERR, VERW — Verify a Segment for Reading or Writing

| Opc | ode | | Instruction | Clocks | Description rollowised ebood |
|----------|-----|---------|-------------|-----------------|--|
| 0F | 00 | (4101H) | VERR ew | 2U8 14,mem=16 | Set ZF=1 if seg. can be read, selector ew |
| 0F 0F | 00 | /5 | VERW ew | 14,mem=16 | Set ZF=1 if seg. can be written, selector ew |

FLAGS MODIFIED

Zero

FLAGS UNDEFINED I mi gall dotiwa stat hi MVIII

is 80287 has detected an unmasked nurshold

OPERATION

VERR and VERW expect the 2-byte register or memory operand to contain the value of a selector. The instructions determine whether the segment denoted by the selector is reachable from the current privilege level; the instructions also determine whether it is readable or writable. If the segment is determined to be accessible, the zero flag is set to 1; if the segment is not accessible, it is set to 0. To set ZF, the following conditions must be met:

REAL ADDRESS MODE EXCEPTIONS

- The selector must denote a descriptor within the bounds of the table (GDT or LDT); that is, the selector must be "defined."
- 2. The selector must denote the descriptor of a code or data segment.
- 3. If the instruction is VERR, the segment must be readable. If the instruction is VERW, the segment must be a writable data segment.

4. If the code segment is readable and conforming, the descriptor privilege level (DPL) can be any value for VERR. Otherwise, the DPL must be greater than or equal to (have less or the same privilege as) both the current privilege level and the selector's RPL.

PLAGS MODIFIED

The validation performed is the same as if the segment were loaded into DS or ES and the indicated access (read or write) were performed. The zero flag receives the result of the validation. The selector's value cannot result in a protection exception. This enables the software to anticipate possible segment access problems.

PROTECTED MODE EXCEPTIONS

The only faults that can occur are those generated by illegally addressing the memory operand which contains the selector. The selector is not loaded into any segment register, and no faults attributable to the selector operand are generated.

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 6; VERR and VERW are not recognized in Real Address Mode.

TEST—Logical Compare

| Opcod | et | Instruction | Clocks | Description notice that the cooperation to the coop |
|-------|---|---|--|--|
| A9 6 | ir ir ir ir idb idw i0 db | TEST eb,rb TEST rb,eb TEST ew,rw TEST rw,ew TEST AL,db TEST AX,dw TEST eb,db TEST ew,dw | 2,mem=6 2,mem=6 2,mem=6 2,mem=6 3 3 3,mem=6 3,mem=6 | AND byte register into EA byte for flags only AND EA byte into byte register for flags only AND word register into EA word for flags onl AND EA word into word register for flags onl AND immediate byte into AL for flags only AND immediate word into EA byte for flags onl AND immediate word into EA word for flags only only |

When a byte-immediate valided a nedW

Overflow=0, sign, zero, parity, carry=0

FLAGS UNDEFINED MOIT SAND BOOM GETOETORS

Auxiliary carry, ni si tluser edt li (0) 90%

operand effective address in the (NOITARAGO

TEST computes the bit-wise logical AND of the two operands given. Each bit of the result is 1 if both of the corresponding bits of the operands are 1; each bit is 0 otherwise. The result of the operation is discarded; only the flags are modified.

SUB-Integer Subtraction

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

B-106

XCHG—Exchange Memory/Register with Register TAJX

| Opco | de | Instr | uction | Clocks | Description solloudani | |
|------|----|-------|---------|---------|-------------------------------------|--|
| 86 | /r | XCH | G eb,rb | 3,mem=5 | Exchange byte register with EA byte | |
| 86 | /r | XCH | G rb,eb | 3,mem=5 | Exchange EA byte with byte register | |
| 87 | 1r | XCH | G ew,rw | 3,mem=5 | Exchange word register with EA word | |
| 87 | 1r | XCH | G rw,ew | 3,mem=5 | Exchange EA word with word register | |
| 90+ | rw | XCH | G AX,rw | 3 | Exchange word register with AX | |
| 90+ | rw | XCH | G rw.AX | 3 | Exchange with word register | |

FLAGS MODIFIED to memory deplies an illegal memory deplies

tive address in the CS, DS, or ES segmenon 4SS(0) for an illegal address in the S.5

FLAGS UNDEFINED

None

OPERATION

The two operands are exchanged. The order of the operands is immaterial. BUS LOCK is asserted for the duration of the exchange, regardless of the presence or absence of the LOCK prefix or IOPL.

PROTECTED MODE EXCEPTIONS

#GP(0) if either operand is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset 0FFFFH.

DS:BX XLAT changes the AL register from

XLAT—Table Look-up Translation Violender Springer - OHOX

| Opcode | Instruction | Clocks | Description | Instruction | Орсоде |
|--------|----------------|--------|--------------|------------------|------------|
| | XLAT mb | | Set AL to me | mory byte DS:[BX | + unsigned |
| | XLATB get blow | | | mory byte DS:[BX | + unsigned |

FLAGS MODIFIED

None

#GP(0) if either operand is displayed segment. #GP(0) for an illegal memory

ES segments; #SS(0) for an illegal NOITARAGO

When XLAT is executed, AL should be the unsigned index into a table addressed by DS:BX. XLAT changes the AL register from the table index into the table entry. BX is Interrupt 13 for a word operand

PROTECTED MODE EXCEPTIONS

#GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

Interrupt 13 for a word operand at offset regardless of the presence or absended 174770

XOR—Logical Exclusive OR

| Opc | ode | | Instruction | Clocks | Description |
|-----|-----|----|-------------|---------|--|
| 30 | /r | | XOR eb,rb | 2,mem=7 | Exclusive-OR byte register into EA byte |
| 31 | 1r | | XOR ew,rw | 2,mem=7 | Exclusive-OR word register into EA word |
| 32 | 11 | | XOR rb,eb | 2,mem=7 | Exclusive-OR EA byte into byte register |
| 33 | 11 | | XOR rw,ew | 2,mem=7 | Exclusive-OR EA word into word register |
| 34 | db | | XOR AL, db | 3 | Exclusive-OR immediate byte into AL |
| 35 | dw | | XOR AX, dw | 3 | Exclusive-OR immediate word into AX |
| 80 | /6 | db | XOR eb,db | 3,mem=7 | Exclusive-OR immediate byte into EA byte |
| 81 | /6 | dw | XOR ew,dw | 3,mem=7 | Exclusive-OR immediate word into EA word |

FLAGS MODIFIED

Overflow=0, sign, zero, parity, carry=0

FLAGS UNDEFINED

Auxiliary carry

OPERATION

XOR computes the exclusive OR of the two operands. Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are

the same. The answer replaces the first operand.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS

XOR-Logical Exclusive OR

| | Clocks | instruction | |
|--|--|---|--|
| Exclusive-OR byte register into EA to Exclusive-OR word register into EA to Exclusive-OR EA byte into byte register Exclusive-OR EA word into word reg Exclusive-OR immediate byte into AI Exclusive-OR immediate byte into EX | 2,mem=7 2,mem=7 2,mem=7 2,mem=7 3,mem=7 3,mem=7 | XOR eb,rb XOR rb,eb XOR rw,ew XOR AL,db XOR AK,dw XOR AK,dw XOR AK,dw XOR Bb,db XOR Bw,dw | 30 /r 31 /r 32 /r 33 /r 34 db 35 dw 80 /6 db 81 /6 dw |

FLAGS MODIFIED

Overflow =0, sign, zero, parity, carry =0

FLAGS UNDEFINED

Auxiliary carry

OPERATION

XOR computes the exclusive OR of the two operands. Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are

the same. The answer replaces the first operand.

PROTECTED MODE EXCEPTIONS

#GP(0) if the result is in a non-writable segment. #GP(0) for an illegal memory operand effective address in the CS, DS, or ES segments; #SS(0) for an illegal address in the SS segment.

REAL ADDRESS MODE EXCEPTIONS



Contents

| Functional Description | . C- |
|--------------------------------|------|
| iAPX 286/10 Base Architecture | |
| iAPX 86 Real Address Mode | C-13 |
| Protected Virtual Address Mode | C-14 |
| System Interface | |
| System Configurations | |
| Package | |
| Absolute Maximum Ratings | |
| D.C. Characteristics | |
| A.C. Characteristics | C-38 |
| Waveforms | |
| 80286 Instruction Set Summary | C-42 |



iAPX 286/10 HIGH PERFORMANCE MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION

- High Performance 8 and 10 MHz Processor (Up to six times iAPX 86)
- Large Address Space: -16 Megabytes Physical
 - —1 Gigabyte Virtual per Task
- Integrated Memory Management, Four-**Level Memory Protection and Support** for Virtual Memory and Operating **Systems**
- Two iAPX 86 Upward Compatible **Operating Modes:**
 - -iAPX 86 Real Address Mode
 - -Protected Virtual Address Mode

- Optional Processor Extension: -iAPX 286/20 High Performance 80-bit **Numeric Data Processor**
- Complete System Development Support:
 - —Development Software: Assembler, PL/M, Pascal, FORTRAN, and System
 - —In-Circuit-Emulator (ICE™-286)
- High Bandwidth Bus Interface (8 or 10 Megabyte/Sec)
- Available in EXPRESS:
 - -Standard Temperature Range

The iAPX 286/10 (80286 part number) is an advanced, high-performance microprocessor with specially optimized capabilities for multiple user and multi-tasking systems. The 80286 has built-in memory protection that supports operating system and task isolation as well as program and data privacy within tasks. A 10 MHz iAPX 286/10 provides up to six times greater throughput than the standard 5 MHz iAPX 86/10. The 80286 includes memory management capabilities that map up to 230 bytes (one gigabyte) of virtual address space per task into 224 bytes (16 megabytes) of physical memory.

The iAPX 286 is upward compatible with iAPX 86 and 88 software. Using iAPX 86 real address mode, the 80286 is object code compatible with existing iAPX 86, 88 software. In protected virtual address mode, the 80286 is source code compatible with iAPX 86, 88 software and may require upgrading to use virtual addresses supported by the 80286's integrated memory management and protection mechanism. Both modes operate at full 80286 performance and execute a superset of the iAPX 86 and 88's instructions.

The 80286 provides special operations to support the efficient implementation and execution of operating systems. For example, one instruction can end execution of one task, save its state, switch to a new task, load its state, and start execution of the new task. The 80286 also supports virtual memory systems by providing a segment-not-present exception and restartable instructions.





Figure 1. 80286 Internal Block Diagram

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products: BXP, CREDIT, I, ICE, ICS, im., Insite, Intel, INTEL, Intelevision, Intellink, Intellier, IMMX, IOSP, IPDS, IRMX, ISBC, ISBX, Library Manager, MCS, MULTIMODULE, Megachassis, Micromainframe, MULTIBUS, Multichannel, Plug-A-Bubble, PROMPT, Promware, RUPI, RMX/80, System 2000, UPI, and the combination of ICS, IRMX, ISBC, ISBX, ICE, IFICE, MCS, or UPI and a numerical suffix. Intel Corporation Assumes No Responsibility for the use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Patent Licenses are implied. @INTEL CORPORATION, 1982. ORDER NUMBER: 210253-001





80286's integrated memory management and protection mechanism. Both modes operate at full 80286 per formance

Table 1. Pin Description

The following pin function descriptions are for the 80286 microprocessor

| Symbol | Туре | | | Name a | d restartable instructions, notional bna | | | |
|---------------------------------|--------|--|---|-----------------------------------|--|------------|--|--|
| CLK | | System Clock provides the fundamental timing for iAPX 286 systems. It is divided by two inside the 80286 to generate the processor clock. The internal divide-by-two circuitry can be synchronized to an external clock generator by a LOW to HIGH transition on the RESET input. | | | | | | |
| D ₁₅ -D ₀ | I/O | during me | Data Bus inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. | | | | | |
| A ₂₃ -A ₀ | 0 | Address Bus outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D ₇₋₀ . A ₂₃ -A ₁₆ are LOW during I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. | | | | | | |
| ВНЕ | 0 | oriented | devices assigned to | the upper byte E is active LOW | on the upper byte of the data bus, D ₁₅₋₈ . of the data bus would normally use BHE and floats to 3-state OFF during bus hold acknowledge. | to con- | | |
| | - b- 1 | | BHE Value | A0 Value | Function | | | |
| | | | 900000 BUSUD | 0 1 | Word transfer Byte transfer on upper half of data bus (D ₁₅₋₈) Byte transfer on lower half of data bus (D ₇₋₀) | execution. | | |



Table 1. Pin Description (Cont.)

| Symbol | Type | | nollonung | na emay | ama an | d Funct | ion eqvi i | oatuña | | | |
|---|--------------------------------------|--|---|--|--|--|--|--|--|--|--|
| Symbol | Туре | EPRITY VICTORY DI | fi backs sebs | mondad bin | ame an | u runct | IOII | OHER | | | |
| S1, S0 moth and nertwind lolorl and pri | | the type of b | us cycle. The and float to 3- | bus is in a state OFF di | T _s state uring bu | whenevers hold ac | along with M/IO and COD/INTA, er one or both are LOW. S1 and knowledge. | | | | |
| | 0000000 | a lo a ithan | he operating | | | - | tus Definition | T Varia | | | |
| | | W no noitubase | COD/INTA | M/IO | 200 Dus | S0 | | HORR | | | |
| | | netni ad vam i | | | | - Francisco | Bus cycle initiated | The state of | | | |
| | erforms | of 85558 arth | 0 (LOW) | 0 | 0 | dosti sm | Interrupt acknowledge Reserved | | | | |
| | duani e | tructions. The | iome ESC ons | | xscutin | 100 V I | Reserved | | | | |
| | | | clock, 0 | meta0a erti | of duon | asyltohre | None; not a status cycle | | | | |
| | 20000 | THE THE PARTY | 0 | 1 1 | 0 | 0 | IF A1 = 1 then halt; else shutdown | | | | |
| | | titi .Hb H evito | 0286 and 0 a | | leonoli | ent ens | Memory data read | LHSHI | | | |
| | | which enains | 0 38 10 10 | | 4 | 8 / 0 / en | Memory data write None; not a status cycle | | | | |
| | nter the | e 8650° ant to | 1 (HIGH) | evins T3 | BBF pal | rcled Du | Reserved | | | | |
| | | | 1 | 0 | 0 | 1 | I/O read | | | | |
| | | 1929 | State During | 9 0 08 | 1 | 0 | I/O write | | | | |
| | | | 1 | 0 | 1 0 | 1 OutsV | None; not a status cycle Reserved | | | | |
| | | , deck | SHE OA-SSA | 5420112 40 | 0 | 1 640 | Memory instruction read | | | | |
| | | 7000 | ALDA | MIGOS ON | 1 | 0 | Reserved | | | | |
| | | | 1 | Jo-ard | 1 | 710 es | None; not a status cycle | | | | |
| | | | | | | | | | | | |
| LOCK | 0 0 | during bus hold acknowledge. Bus Lock indicates that other system bus masters are not to gain control of the system bus following the current bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction prefix | | | | | | | | | |
| OID DISTA | anto syo | or automatically by 80286 hardware during memory XCHG instructions, interrupt acknowledge, or descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge. | | | | | | | | | |
| READY | | LOW. READY | is an active | LOW synch | ronous i | Bus Ready terminates a bus cycle. Bus cycles are extended without limit until terminated by READY LOW. READY is an active LOW synchronous input requiring setup and hold times relative to the | | | | | |
| | interd heat | evetom clock | | | | | | | | | |
| nio eirit nee | Aven net | System Clock | be met for cor | rect operation | n. HEAL | | red during bus hold acknowledge. | | | | |
| HOLD | m A pois | Bus Hold Re | quest and Ho | old Acknow | ledge co | OY is igno ontrol owr | nership of the 80286 local bus. Th | e HOLD | | | |
| HOLD HLDA | ator A n O this ca | Bus Hold Re input allows a 80286 will flo | quest and He nother local b at its bus driv | old Acknow us master to ers to 3-state | ledge corequest | ontrol owr control of nd then a | nership of the 80286 local bus. The local bus. When control is granuctivate HLDA, thus entering the bases of the second s | e HOLD nted, the ous hold | | | |
| HOLD HLDA | ator A m O this car Vcc and | Bus Hold Re input allows a 80286 will flo acknowledge | quest and He nother local b at its bus driv condition. Th | old Acknow us master to ers to 3-state ne local bus | ledge correquest e OFF a will rem | ontrol owr control of nd then a nain grant | nership of the 80286 local bus. The local bus. When control is gran | e HOLD nted, the ous hold il HOLD | | | |
| HOLD MIXE HLDA HLDA GOOD ISS OLK GOOD ISS | ator A m O this cal VCC and shous as | Bus Hold Re input allows a 80286 will flo acknowledge becomes inac bus. This term | equest and Ho nother local be at its bus drive condition. The ctive which re ninates the bus | old Acknow us master to ers to 3-state ne local bus sults in the 8 shold acknow | ledge corequest e OFF a will rem 80286 de | ontrol owr control of nd then a nain grant eactivating | nership of the 80286 local bus. The the local bus. When control is grant activate HLDA, thus entering the lated to the requesting master unti- | e HOLD nted, the ous hold il HOLD the local | | | |
| HOLD HLDA | ator A m O this cal VCC and shous as | Bus Hold Re input allows a 80286 will flo acknowledge becomes inac bus. This term | equest and Ho nother local be at its bus drive condition. The ctive which re ninates the bus | old Acknow us master to ers to 3-state ne local bus sults in the 8 shold acknow | ledge corequest e OFF a will rem 80286 de | ontrol owr control of nd then a nain grant eactivating | nership of the 80286 local bus. The the local bus. When control is grant activate HLDA, thus entering the lated to the requesting master until HLDA and regaining control of the HLDA and regaining control of the second s | e HOLD nted, the ous hold il HOLD the loca | | | |
| HOLD INDE | ator A m O this cal VCC and shous as | Bus Hold Re input allows a 80286 will flo acknowledge becomes inactions. This term clock. These Interrupt Re pending exte | quest and He nother local b at its bus driv condition. The ctive which re ninates the bus signals are ac quest request. | bid Acknow us master to ers to 3-state the local bus sults in the 8 shold acknow tive HIGH. tts the 80286 Interrupt req | ledge correquest e OFF a will rem 30286 de vledge corrections | DY is igno pontrol own control of nd then a nain grant eactivating ondition. I | nership of the 80286 local bus. The the local bus. When control is granuctivate HLDA, thus entering the led to the requesting master unting HLDA and regaining control of HOLD may be asynchronous to the surrent program execution and sid whenever the interrupt enable to | e HOLD nted, the ous hold il HOLD the loca e system ervice a bit in the | | | |
| HOLD mixs HLDA is of rolloso roll X resolution | ator A m O this cal VCC and shous as | Bus Hold Re input allows a 80286 will flo acknowledge becomes inach bus. This term clock. These Interrupt Re pending exte flag word is c acknowledge assure progra completed. IN least two pro- | quest and He nother local be at its bus drive condition. The ctive which re- ininates the bus- signals are ac- quest request. cleared. Where bus cycles to arm interruption of TR is sample cessor cycles | old Acknow us master to ers to 3-state local bus sults in the & hold acknow tive HIGH. ts the 80286 Interrupt req in the 80286 read an 8-bit in, INTR mus ind at the beg before the co | ledge correquest e OFF a will rem 80286 de wledge comment international e to the correction of the cor | ontrol own control of nd then a nain grant eactivating ondition. I pend its e masked s to an ir of vector the a active un f each pro- | nership of the 80286 local bus. The the local bus. When control is grantictivate HLDA, thus entering the led to the requesting master untig HLDA and regaining control of the HOLD may be asynchronous to the current program execution and s | e HOLD nted, the bus hold il HOLD the local e system ervice a bit in the interrupt rrupt. To c cycle is HIGH at the next | | | |



Table 1. Pin Description (Cont.)

| Symbol | Туре | Name and Function | | | | |
|--|---|--|--|--|--|--|
| PEREQ PEACK | OO NO | Processor Extension Operand Request and Acknowledge extend the memory management and protection capabilities of the 80286 to processor extensions. The PEREQ input requests the 80286 to perform a data operand transfer for a processor extension. The PEACK output signals the processor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW. | | | | |
| BUSY ERROR | l l ek | Processor Extension Busy and Error indicate the operating condition of a processor extension to the 80286. An active BUSY input stops 80286 program execution on WAIT and some ESC instructions until BUSY becomes inactive (HIGH). The 80286 may be interrupted while waiting for BUSY to become inactive. An active ERROR input causes the 80286 to perform a processor extension interrupt when executing WAIT or some ESC instructions. These inputs are active LOW and may be asynchronous to the system clock. | | | | |
| RESET I | | System Reset clears the internal logic of the 80286 and is active HIGH. The 80286 may be reinitialized at any time with a LOW to HIGH transition on RESET which remains active for more than 16 system clock cycles. During RESET active, the output pins of the 80286 enter the state shown below: | | | | |
| | - | 80286 Pin State During Reset | | | | |
| | 910 | Pin Value Pin Names | | | | |
| | bse eld | 1 (HIGH) S0, S1, PEACK, A23-A0, BHE, LOCK M/IO, COD/INTA, HLDA D15-D0 D15- | | | | |
| edge cycles and cycles state OFF is following is following widen prefix wiedge, or | ory data re loats to 3 system bu 3k" instru | tion of RESET must be synchronous to the system clock. Approximately 50 system clock cycles are required by the 80286 for internal initializations before the first bus cycle to fetch code from the power-on execution address is performed. A LOW to HIGH transition of RESET synchronous to the system clock will end a processor cycle at the second HIGH to LOW transition of the system clock. The LOW to HIGH transition of RESET may be asynchronous to the system clock; however, in this case it cannot be predetermined which phase of the processor clock will occur during the next system clock period Synchronous LOW to HIGH transitions of RESET are required only for systems where the processor clock must be phase synchronous to another clock. | | | | |
| V _{SS} | L | System Ground: 0 VOLTS. | | | | |
| Vcc | timbs rela | System Power: +5 Volt Power Supply. WO I swipe has a VOASH WO I | | | | |
| CAP SO QUOH ent edt, betner | | Substrate Filter Capacitor: a 0.047µf ± 20% 12V capacitor must be connected between this pin and ground. This capacitor filters the output of the internal substrate bias generator. A maximum DC leakage current of 1 µa is allowed through the capacitor. | | | | |
| | master u g contro | For correct operation of the 80286, the substrate bias generator must charge this capacitor to its operating voltage. The capacitor chargeup time is 5 milliseconds (max.) after V _{CC} and CLK reach their specified AC and DC parameters. RESET may be applied to prevent spurious activity by the CPU during this time. After this time, the 80286 processor clock can be phase synchronized to another clock by pulsing RESET LOW synchronous to the system clock. | | | | |
| | erforms two ce of tire in acknowled ast be activerupt beform | ITR Interrupt Requiset requests the 90/286 to suspend its ourself program exectly program exectly program of the program of th | | | | |
| for value of 6 flag word stem clock, must have | | Mon-maskable Interrupt Request interrupts the 80286 with an interrupt 2. No interrupt adknowledge cycles are performed. The interrupt enable bit in does not affect this input. The MMI input is eative HIGH, may be sayr concinuut and is edge triggered after internal synchronization. For proper recognition, been previously LOW for at least four system clock cycles and remain HIGH to | | | | |

Introduction

The 80286 is an advanced, high-performance microprocessor with specially optimized capabilities for multiple user and multi-tasking systems. Depending on the application, the 80286's performance is up to six times faster than the standard 5 MHz 8086's, while providing complete upward software compatibility with Intel's iAPX 86, 88, and 186 family of CPU's.

The 80286 operates in two modes: iAPX 86 real address mode and protected virtual address mode. Both modes execute a superset of the iAPX 86 and 88 instruction set.

In iAPX 86 real address mode programs use real addresses with up to one megabyte of address space. Programs use virtual addresses in protected virtual address mode, also called protected mode. In protected mode, the 80286 CPU automatically maps 1 gigabyte of virtual addresses per task into a 16 megabyte real address space. This mode also provides memory protection to isolate the operating system and ensure privacy of each tasks' programs and data. Both modes provide the same base instruction set, registers, and addressing modes.

The following Functional Description describes first, the base 80286 architecture common to both modes, second, iAPX 86 real address mode, and third, protected mode.

IAPX 286/10 BASE ARCHITECTURE

The iAPX 86, 88, 186, and 286 CPU family all contain the same basic set of registers, instructions, and addressing modes. The 80286 processor is upward compatible with the 8086, 8088, and 80186 CPU's.

The 80286 base architecture has fifteen registers as shown in Figure 3. These registers are grouped into the following four categories:

General Registers: Eight 16-bit general purpose registers used to contain arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used either in their entirety as 16-bit words or split into pairs of separate 8-bit registers.

Segment Registers: Four 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

Base and Index Registers: Four of the general purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode determines the specific registers used for operand address calculations.

Status and Control Registers: The 3 16-bit special purpose registers in figure 3A record or control certain aspects of the 80286 processor state including the Instruction Pointer, which contains the offset address of the next sequential instruction to be executed.




Figure 3. Register Set




Figure 3a. Status and Control Register Bit Functions

Flags Word Description

The Flags word (Flags) records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80286 within a given operating mode (bits 8 and 9). Flags is a 16-bit register. The function of the flag bits is given in Table 2.

Instruction Set Simples from entitle eachba

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high level instructions, and processor control. These categories are summarized in Figure 4.

An 80286 instruction can reference zero, one, or two operands; where an operand resides in a register, in the instruction itself, or in memory. Zero-operand instructions (e.g. NOP and HLT) are usually one byte long. One-operand instructions (e.g. INC and DEC) are usually two bytes long but some are encoded in only one byte. One-operand instructions may reference a register or memory location. Two-operand instructions permit the following six types of instruction operations:

- -Register to Register
- -Memory to Register
- —Immediate to Register
- -Memory to Memory
- -Register to Memory
- -Immediate to Memory

Table 2. Flags Word Bit Functions

| Bit Position | Name | Function .ebc |
|-------------------------------------|-----------------------------|--|
| 0 | CF | Carry Flag—Set on high-order bit carry or borrow; cleared otherwise |
| 2 all contain s. and ad- | PF U family struction | Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise |
| -mot4btsw | SOFA UP | Set on carry from or borrow to the low order four bits of AL; cleared otherwise |
| 6 | ZF | Zero Flag-Set if result is zero; cleared otherwise |
| 7 JAIDBR | SF | Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative) |
| 11ногон замачачти жетянотнома | IM S | Overflow Flag—Set if result is a too- large pusitive number or a too-small negative number (excluding sign-bit) to fit in destination operand; cleared otherwise |
| 8 ersteicze se | TF | Single Step Flag—Once set, a sin- gle step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt. |
| яатиюч ж | IF IF | Interrupt-enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an inter- rupt vector specified location. |
| 10 | DF | Direction Flag—Causes string instructions to auto decrement the appropriate index registers when set. Clearing DF causes auto increment. |



Two-operand instructions (e.g. MOV and ADD) are usually three to six bytes long. Memory to memory operations are provided by a special class of string instructions requiring one to three bytes. For detailed instruction formats and encodings refer to the instruction set summary at the end of this document.

| | good | 1000 |
|-----------|------------------------------|--------------|
| 2910 | GENERAL PURPOSE | LOOPE/LC |
| MOV | Move byte or word SM900 | LOOPINEL |
| PUSH 0 | Push word onto stack | JCXZ |
| POP | Pop word off stack | |
| PUSHA | Push all registers on stack | |
| POPA | Pop all registers from stack | |
| XCHG | Exchange byte or word | INT |
| XLAT | Translate byte | INTO |
| m | INPUT/OUTPUT | TER |
| IN | Input byte or word | |
| OUT | Output byte or word | |
| | ADDRESS OBJECT | nater instr |
| LEA | Load effective address | |
| LDS | Load pointer using DS | yromsk |
| LES | Load pointer using ES | si vromen |
| ous seque | In FLAG TRANSFER | nents. Eac |
| LAHE | Load AH register from flags | it up to 64h |
| SAHF | Store AH register in flags | ng a two-c |
| PUSHF | Push flags onto stack | a trampa |
| POPF | Pop flags off stack | nemory. Th |

Figure 4a. Data Transfer Instructions

| MOVS | Move byte or word string |
|-------------|---------------------------------|
| INS | Input bytes or word string |
| OUTS | Output bytes or word string |
| CMPS CMPS | Compare byte or word string |
| SCAS | Scan byte or word string |
| LODS | Load byte or word string |
| STOS | Store byte or word string |
| REP | Repeat |
| REPE/REPZ | Repeat while equal/zero |
| REPNE/REPNZ | Repeat while not equal/not zero |

Figure 4c. String Instructions

Figure 5. Two Component Address

| | ADDITION MADO | |
|-----------|----------------------------------|--------|
| ADD | Add byte or word | BENLVA |
| ADC | Add byte or word with carry | AEJUB |
| INC TOTAL | Increment byte or word by 1 | BUNNE |
| AAA | ASCII adjust for addition | BEJJNA |
| DAA | Decimal adjust for addition | 0 |
| | SUBTRACTION | EVIZ |
| SUB | Subtract byte or word | GUNLE |
| SBB ion | Subtract byte or word with borro | W MLED |
| DEC 101 | Decrement byte or word by 1 | HUNGE |
| NEG | Negate byte or word | PENNE |
| CMP | Compare byte or word | NC |
| AAS 01 | ASCII adjust for subtraction | ZNEBN |
| DAS | Decimal adjust for subtraction | ON |
| bbo | MULTIPLICATION | NPJJPO |
| MUL | Multiply byte or word unsigned | SN |
| IMUL | Integer multiply byte or word | 0 |
| AAM | ASCII adjust for multiply | 3909 |
| | DIVISION | 5 |
| Ac. VIC | Divide byte or word unsigned | |
| IDIV | Integer divide byte or word | |
| AAD | ASCII adjust for division | |
| CBW | Convert byte to word | T on |
| CWD | Convert word to doubleword | a.c |
| | | |

Figure 4b. Arithmetic Instructions

| | LOGICALS TOPIO | Lo |
|------------|---|-----------------|
| NOT MOS | "Not" byte or word | |
| AND | "And" byte or word | TJH |
| OR | "Inclusive or" byte or word | TIAW |
| XOR | "Exclusive or" byte or word | ESC |
| TEST no | "Test" byte or word | LOCK |
| | MOIT/SHIFTS | |
| SHL/SAL | Shift logical/arithmetic left by | te or word |
| SHR | Shift logical right byte or word | |
| SAR | Shift arithmetic right byte or word | |
| | ROTATES | SMSM |
| ROL | Rotate left byte or word | Same Colorester |
| ROR | Rotate right byte or word | |
| RCL | Rotate through carry left byte or word | |
| RCR VIIIne | Rotate through carry right byte or word | |
| Access of | | 2000 |

Figure 4d. Shift/Rotate/Logical Instructions

Figure 4g. High Level Instructions

| (| CONDITIONAL TRANSFERS | -STOOD VIOUNCON | IDITIONAL TRANSFEI | RS eard vil |
|---------|--|-------------------------|--------------------------|--------------|
| JA/JNBE | Jump if above/not below nor equal | ar CALLiterii grinte li | Call procedu | reng eta ano |
| JAE/JNB | Jump if above or equal/not below | ried instruct TBRor- | Return from p | orocedure |
| JB/JNAE | Jump if below/not above nor equal | JMP | Jump | one one sist |
| JBE/JNA | Jump if below or equal/not above | | THE GOCKHIERE | LIO BUR BUT |
| JC | noith Jump if carry smioed AAG | ITE | RATION CONTROLS | |
| JE/JZ | Jump if equal/zero | | | |
| JG/JNLE | Jump if greater/not less nor equal | LOOP | Loop | |
| JGE/JNL | Jump if greater or equal/not less | LOOPE/LOOPZ | Loop if equal | /zero |
| JL/JNGE | r vo by Jump if less/not greater nor equal | LOOPNE/LOOPN | Z Loop if not ed | ual/not zero |
| JLE/JNG | Jump if less or equal/not greater | JCXZ | Jump if regis | ter CX = 0 |
| JNC | Jump if not carry no 9MO | | Pop word off stack | |
| JNE/JNZ | Jump if not equal/not zero | ack . | INTERRUPTS | PUSHA |
| JNO | Jump if not overflow BAG | lack | Pop all registers from s | POPA |
| JNP/JPO | Jump if not parity/parity odd | INT | now to e vd Interrupt3 | |
| JNS | Jump if not sign HIMA JUM | INTO | Interrupt if ov | erflow |
| JO | Brown Jump if overflowness JUMI | IRET | Interrupt retu | rn |
| JP/JPE | Jump if parity/parity even | | Input byte or word | |
| JS | Jump if sign | | Output byte or word | |

bengland blow to and a Figure 4e. Program Transfer Instructions 40 883 ROCA

| | Integer divide byte or word | |
|------|----------------------------------|--------|
| | FLAG OPERATIONS | QAZ |
| STC | Set carry flag | WEL |
| CLC | Clear carry flag | OWE |
| СМС | Complement carry flag | |
| STD | Set direction flag | |
| CLD | Clear direction flag | |
| STI | Set interrupt enable flag | |
| CLI | Clear interrupt enable flag | |
| E | XTERNAL SYNCHRONIZATION | N TOP |
| HLT | Halt until interrupt or reset | QN/ |
| WAIT | Wait for BUSY not active | RC |
| ESC | Escape to extension processor | HOX |
| LOCK | Lock bus during next instruction | EST |
| | NO OPERATION | |
| NOP | No operation 2001 1918 | SHI/SA |
| EXE | CUTION ENVIRONMENT CONT | ROL |
| LMSW | Load machine status word | HAS |
| SMSW | Store machine status word | |

Figure 4f. Processor Control Instructions

| ENTER | Format stack for procedure entry |
|-------|---|
| LEAVE | Restore stack for procedure exit |
| BOUND | Detects values outside prescribed range |

Figure 4g. High Level Instructions

Memory Organization

Memory is organized as sets of variable length segments. Each segment is a linear contiguous sequence of up to 64K (216) 8-bit bytes. Memory is addressed using a two-component address (a pointer) that consists of a 16-bit segment selector, and a 16-bit offset. The segment selector indicates the desired segment in memory. The offset component indicates the desired byte address within the segment.




Figure 5. Two Component Address



Local Data

External (Global) Data

| Memory Reference Needed | Segment Register Used | Implicit Segment Selection Rule | |
|----------------------------|--------------------------|---|--|
| Instructions | Code (CS) | Automatic with instruction prefetch | |
| Stack | Stack (SS) | All stack pushes and pops. Any memory reference which uses BP as a base register. | |

Table 3. Segment Register Selection Rules with a brane on orl T sebolif beautiful

All instructions that address operands in memory must specify the segment and the offset. For speed and compact instruction encoding, segment selectors are usually stored in the high speed segment registers. An instruction need specify only the desired segment register and an offset in order to address a memory operand.

Data (DS)

Extra (ES)

Most instructions need not explicitly specify which segment register is used. The correct segment register is automatically chosen according to the rules of Table 3. These rules follow the way programs are written (see Figure 6) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs. To access operands not residing in one of the four immediately available segments, a full 32-bit pointer or a new segment selector must be loaded.

Addressing Modes

The 80286 provides a total of eight addressing modes for instructions to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

Register Operand Mode: The operand is located in one of the 8 or 16-bit general registers.


Immediate Operand Mode. The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: segment selector and offset. The segment selector is supplied by a segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset is calculated by summing any combination of the following three address elements:

the displacement (an 8 or 16-bit immediate value contained in the instruction)

the base (contents of either the BX or BP base registers)

the index (contents of either the SI or DI index registers)



All data references except when relative to stack or string destination

Alternate data segment and destination of string operation

Figure 6. Segmented Memory Helps Structure Software

Any carry out from the 16-bit addition is ignored. Eightbit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

Direct Mode: The operand's offset is contained in the instruction as an 8 or 16-bit displacement element.

Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.

Based Mode: The operand's offset is the sum of an 8 or 16-bit displacement and the contents of a base register (BX or BP).



Indexed Mode: The operand's offset is the sum of an 8 or 16-bit displacement and the contents of an index register (SI or DI).

Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an index register.

Based Indexed Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8 or 16-bit displacement.

Data Types

The 80286 directly supports the following data types:

Integer:

A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. Signed 32 and 64bit integers are supported using the iAPX 286/20 Numeric Data Processor.

Ordinal:

An unsigned binary numeric value contained in an 8-bit byte or 16-bit word.

Pointer:

A 32-bit quantity, composed of a segment selector component and an offset component. Each component is a 16-bit word.

String

A contiguous sequence of bytes or words. A string may contain from 1 byte

to 64K bytes.

ASCII:

A byte representation of alphanumeric and control characters using the ASCII standard of character representation.

BCD:

A byte (unpacked) representation of the

decimal digits 0-9.

Packed BCD: A byte (packed) representation of two decimal digits 0-9 storing one digit in

each nibble of the byte.

Floating Point: A signed 32, 64, or 80-bit real number representation. (Floating point operands are supported using the iAPX 286/20

Numeric Processor configuration.)

Figure 7 graphically represents the data types supported by the iAPX 286.

Combinations of these three address elements of the combinations of these three address elements of the combination of the comb

The I/O space consists of 64K 8-bit or 32K 16-bit ports. I/O instructions address the I/O space with either an 8bit port address, specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero extended such that A15-A8 are LOW. I/O port addresses 00F8(H) through 00FF(H) are reserved.




Figure 7. iAPX 286 Supported Data Types



T323A antis state relates 4 leith Table 4. Interrupt Vector Assignments

| (H)S000 brow gs (H)OHH Function brow getside enirthe | Interrupt Number | Related Instructions | Return Address Before Instruction Causing Exception? |
|---|---------------------|-----------------------------|--|
| Divide error exception thempes abo | iter- 0 c | DIV, IDIV tid airth son C | bit (TF) itseYes flag word. |
| Single step interrupt thempse sta | 0 1 -00 | occur after the next IIAst | il single step interrupt will |
| NMI interrupt inamges and | 2 | All u sissio igunami e | n nas been executed. In |
| Breakpoint interrupt | 3 | INT | u uses an internally supp |
| INTO detected overflow exception | 4 | INTO | No in war and |
| BOUND range exceeded exception | 5 | BOUND | Yes |
| Invalid opcode exception has blow autata animosm | 6 | Any undefined opcode | getting Yes tourned |
| Processor extension not available exception | 7 010 | ESC or WAIT | Yes tumin non |
| Reserved | 8-15 | s shown in Table 5. Inter | ocessed in a fixed order a |
| Processor extension error interrupt | 16 bns | ESC or WAIT | ocessing involves saving the |
| Reserved A spatietini noisnetve rossecond entitor | 17-31 | first instruction of the in | tting CS:IP to point at the |
| User defined slg rloldw (H)0HRR anistrop retailer | 32-255 | is remain enabled mey | ot nandier, it other interrup |

Interrupts

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Flags) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware initiated interrupts occur in response to an external input and are classified as non-maskable or maskable. Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition, which prevents further instruction processing, is detected while attempting to execute an instruction. The return address from an exception will always point at the instruction causing the exception and include any leading instruction prefixes.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0–31, some of which are used for instruction exceptions, are reserved. For each interrupt, an 8-bit vector must be supplied to the 80286 which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Nonmaskable hardware interrupts use a predefined internally supplied vector.

MASKABLE INTERRUPT (INTR)

The 80286 provides a maskable hardware interrupt request pin, INTR. Software enables this input by setting

the interrupt flag bit (IF) in the flag word. All 224 userdefined interrupt sources can share this input, yet they can retain separate interrupt handlers. An 8-bit vector read by the CPU during the interrupt acknowledge sequence (discussed in System Interface section) identifies the source of the interrupt.

Further maskable interrupts are disabled while servicing an interrupt by resetting the IF but as part of the response to an interrupt or exception. The saved flag word will reflect the enable status of the processor prior to the interrupt. Until the flag word is restored to the flag register, the interrupt flag will be zero unless specifically set. The interrupt return instruction includes restoring the flag word, thereby restoring the original status of IF.

NON-MASKABLE INTERRUPT REQUEST (NMI)

A non-maskable interrupt input (NMI) is also provided. NMI has higher priority than INTR. A typical use of NMI would be to activate a power failure routine. The activation of this input causes an interrupt with an internally supplied vector value of 2. No external interrupt acknowledge sequence is performed.

While executing the NMI servicing procedure, the 80286 will service neither further NMI requests, INTR requests, nor the processor extension segment overrun interrupt until an interrupt return (IRET) instruction is executed or the CPU is reset. If NMI occurs while currently servicing an NMI, its presence will be saved for servicing after executing the first IRET instruction. IF is cleared at the beginning of an NMI interrupt to inhibit INTR interrupts.

The 80286 has an internal interrupt that allows programs to execute one instruction at a time. It is called the single step interrupt and is controlled by the single step flag bit (TF) in the flag word. Once this bit is set, an internal single step interrupt will occur after the next instruction has been executed. The interrupt clears the TF bit and uses an internally supplied vector of 1. The IRET instruction is used to set the TF bit and transfer control to the next instruction to be single stepped.

Interrupt Priorities

When simultaneous interrupt requests occur, they are processed in a fixed order as shown in Table 5. Interrupt processing involves saving the flags, return address, and setting CS:IP to point at the first instruction of the interrupt handler. If other interrupts remain enabled they are processed before the first instruction of the current interrupt handler is executed. The last interrupt processed is therefore the first one serviced.

Table 5. Interrupt Processing Order

| Order | Interrupt | | |
|--------------|---|--|--|
| Litroit (ani | INT instruction or exception | | |
| 2 | Single step _tgurretgi ertt to soruoz ertt as | | |
| 3 | NMI. | | |
| odt 14 pen | Processor extension segment overrun | | |
| savet fac | NTRoitgeoxe or interrupt or exceptioRTM | | |

Initialization and Processor Reset

Processor initialization or start up is accomplished by driving the RESET input pin HIGH. RESET forces the 80286 to terminate all execution and local bus activity. No instruction or bus activity will occur as long as RESET is active. After RESET becomes inactive and an internal processing interval elapses, the 80286 begins execution in real address mode with the instruction at physical location FFFFF0(H). RESET also sets some registers to predefined values as shown as shown in Table 6.

| 030 | Flag word | 0002(H) | | | | |
|-----|---------------------|-----------------------|--|--|--|--|
| | Machine Status Word | FFF0(H) | | | | |
| | Instruction pointer | FFF0(H) | | | | |
| | Code segment | rolligeoxe to F000(H) | | | | |
| | Data segment | Iguntelni ge0000(H) | | | | |
| | Extra segment | 0000(H) | | | | |
| | Stack segment | 0000(H) | | | | |
| | | | | | | |

Machine Status Word Description

The machine status word (MSW) records when a task switch takes place and controls the operating mode of the 80286. It is a 16-bit register of which the lower four bits are used. One bit places the CPU into protected mode, while the other three bits, as shown in Table 7, control the processor extension interface. After RESET, this register contains FFF0(H) which places the 80286 in IAPX 86 real address mode.

Table 7. MSW Bit Functions

| Bit Position | Name | Protected mode enable places the 80286 into protected mode and can not be cleared except by RESET. | |
|--|-------------------|---|--|
| into three into and instruc- | ructions | | |
| rupts pocur e classified may cause dion excep- | and an rograms | Monitor processor extension allows WAIT instructions to cause a processor extension not present exception (number 7). | |
| whice pre- ected while return ad- it at the in- | tion. The | Emulate processor extension causes a processor extension not present exception (number 7) on ESC instructions to allow emulating a processor extension. | |
| s the proper nierrupts 0— exceptions, | terrupt. II | Task switched indicates the next instruction using a processor extension will cause exception 7, allowing software to test whether the current processor extension context belongs to the current task. | |

The LMSW and SMSW instructions can load and store the MSW in real address mode. The recommended use of TS, EM, and MP is shown in Table 8.

Table 8. Recommended MSW Encodings For Processor Extension Control

| TS | MP | EM | t acknowledge bus sequence. Non- will service neither further NMI re interrupts use a predefined benemmoses, nor the processor extension interrupt until an interrupt return (IF) | Instructions Causing Exception 7 |
|----|-------------------|--------|---|----------------------------------|
| | beorles of for | 0 | Initial encoding after RESET. iAPX 286 operation is identical to iAPX 86,88. | None |
| 0 | 0 | опарли | No processor extension is available. Software will emulate its function. | ESC |
| 1 | 0 | 1 | No processor extension is available. Software will emulate its function. The current processor extension context may belong to another task. | ESC DESUD EI |
| 0 | 1 | 0 | A processor extension exists. | None |
| 1 | 1 | 0 | A processor extension exists. The current processor extension context may belong to another task. The exception on WAIT allows software to test for an error pending from a previous processor extension operation. | ESC or WAIT |

The HLT instruction stops program execution and prevents the CPU from using the local bus until restarted. Either NMI, INTR with IF = 1, or RESET will force the 80286 out of halt. If interrupted, the saved CS:IP will point to the next instruction after the HLT.

IAPX 86 REAL ADDRESS MODE to brie eril lasq etus

The 80286 executes a fully upward-compatible superset of the 8086 instruction set in real address mode. In real address mode the 80286 is object code compatible with 8086 and 8088 software. The real address mode architecture (registers and addressing modes) is exactly as described in the iAPX 286/10 Base Architecture section of this Functional Description.

Memory Size and pointer yd abom eastboa last

Physical memory is a contiguous array of up to 1,048,576 bytes (one megabyte) addressed by pins A_0 through A_{19} and BHE. A_{20} through A_{23} may be ignored.

Memory Addressing

In real address mode the processor generates 20-bit physical addresses directly from a 20-bit segment base address and a 16-bit offset.

The selector portion of a pointer is interpreted as the upper 16 bits of a 20-bit segment address. The lower four bits of the 20-bit segment address are always zero. Segment addresses, therefore, begin on multiples of 16 bytes. See Figure 8 for a graphic representation of address formation.

All segments in real address mode are 64K bytes in size and may be read, written, or executed. An exception or interrupt can occur if data operands or instructions attempt to wrap around the end of a segment (e.g. a word with its low order byte at offset FFFF(H) and its high order byte at offset 0000(H)). If, in real address mode, the information contained in a segment does not use the full 64K bytes, the unused end of the segment may be overlayed by another segment to reduce physical memory requirements.

Reserved Memory Locations

The 80286 reserves two fixed areas of memory in real address mode (see Figure 9); system initialization area and interrupt table area. Locations from addresses FFFF0(H) thorugh FFFFF(H) are reserved for system initialization. Initial execution begins at location FFFF0(H). Locations 00000(H) through 003FF(H) are reserved for interrupt vectors.




Figure 8. IAPX 86 Real Address Mode Address
Calculation




Figure 9. iAPX 86 Real Address Mode Initially Reserved Memory Locations



Table 9. Real Address Mode Addressing Interrupts

| Function | Interrupt Number | Related Instructions | Return Address Before Instruction? | |
|---|---------------------|--|--|--|
| Interrupt table limit too small exception | 8 | INT vector is not within table limit | How A'Yes IMM soft | |
| Processor extension segment overrun interrupt | 9 | ESC with memory operand extend- ing beyond offset FFFF(H) | 1286 out consit. If inter- sint to the next instruction | |
| Segment overrun exception | 13 | Word memory reference with offset = FFFF(H) or an attempt to exe- cute past the end of a segment | Yes | |

Interrupts

Table 9 shows the interrupt vectors reserved for exceptions and interrupts which indicate an addressing error. The exceptions leave the CPU in the state existing before attempting to execute the failing instruction (except for PUSH, POP, PUSHA, or POPA). Refer to the next section on protected mode initialization for a discussion on exception 8.

Protected Mode Initialization

To prepare the 80286 for protected mode, the LIDT instruction is used to load the 24-bit interrupt table base and 16-bit limit for the protected mode interrupt table. This instruction can also set a base and limit for the interrupt vector table in real address mode. After reset, the interrupt table base is initialized to 000000(H) and its size set to 03FF(H). These values are compatible with iAPX 86, 88 software. LIDT should only be executed in preparation for protected mode.

Shutdown

Shutdown occurs when a severe error is detected that prevents further instruction processing by the CPU. Shutdown and halt are externally signalled via a halt bus operation. They can be distinguished by A₁ HIGH for halt and A₁ LOW for shutdown. In real address mode, shutdown can occur under two conditions:

- Exceptions 8 or 13 happen and the IDT limit does not include the interrupt vector.
- A CALL, INT, or POP instruction attempts to wrap around the stack segment when SP is not even.

An NMI input can bring the CPU out of shutdown if the IDT limit is at least 000F(H) and SP is greater than 0005(H), otherwise shutdown can only be exited via the RESET input.

PROTECTED VIRTUAL ADDRESS MODE

The 80286 executes a fully upward-compatible superset of the 8086 instruction set in protected virtual address mode (protected mode). Protected mode also provides memory management and protection mechanisms and associated instructions

The 80286 enters protected virtual address mode from real address mode by setting the PE (Protection Enable) bit of the machine status word with the Load Machine Status Word (LMSW) instruction. Protected mode offers extended physical and virtual memory address space, memory protection mechanisms, and new operations to support operating systems and virtual memory.

All registers, instructions, and addressing modes described in the iAPX 286/10 Base Architecture section of this Functional Description remain the same. Programs for the iAPX 86, 88, 186, and real address mode 80286 can be run in protected mode; however, embedded constants for segment selectors are different.

Memory Size searbs the egent address size and a four bits of the 20-bit segment address size and a four bits of the control of

The protected mode 80286 provides a 1 gigabyte virtual address space per task mapped into a 16 megabyte physical address space defined by the address pins A_{23} – A_0 and BHE. The virtual address space may be larger than the physical address space since any use of an address that does not map to a physical memory location will cause a restartable exception.

Memory Addressing

As in real address mode, protected mode uses 32-bit pointers, consisting of 16-bit selector and offset components. The selector, however, specifies an index into a memory resident table rather than the upper 16-bits of a real memory address. The 24-bit base address of the



desired segment is obtained from the tables in memory. The 16-bit offset is added to the segment base address to form the physical address as shown in Figure 10. The tables are automatically referenced by the CPU whenever a segment register is loaded with a selector. All iAPX 286 instructions which load a segment register will reference the memory based tables without additional software. The memory based tables contain 8 byte values called descriptors.




Figure 10. Protected Mode Memory Addressing


DESCRIPTORS I owi all beroiz era atab bas eboo

Descriptors define the use of memory. Special types of descriptors also define new functions for transfer of control and task switching. The 80286 has segment descriptors for code, stack and data segments, and system control descriptors for special system data segments and control transfer operations. Descriptor accesses are performed as locked bus operations to assure descriptor integrity in multi-processor systems.

CODE AND DATA SEGMENT DESCRIPTORS

Besides segment base addresses, code and data descriptors contain other segment attributes including segment size (1 to 64K bytes), access rights (read only, read/write, execute only, and execute/read), and presence in memory (for virtual memory systems) (See Figure 11). Any segment usage violating a segment attribute indicated by the segment descriptor will prevent the memory cycle and cause an exception or interrupt.

Segment Descriptor



Access Rights Byte Definition

| Bit Position | I. The descriptor content on physicams Name and the second | lege leve ment is i | below). The limit field identifies the last byte of notional ment is | | | | | |
|---|--|------------------------|---|-------------------------|--|--|--|--|
| 7 VIIIO EI | Present (P) | P=1 | S BISTS | | | | | |
| | HILLIAN STATE AREA ON A | P=0 | No mapping to physical memory exists, base and limit are | not used. | | | | |
| 6–5 elds | Descriptor Privilege Level (DPL) |). Since | Segment privilege attribute used in privilege tests. | | | | | |
| byte is 0 to i | Segment Descrip- tor (S) | S=1 S=0 | Code or Data segment descriptor Non-segment descriptor | | | | | |
| 3 | Executable (E) | E=0 | Data segment descriptor type is: | and conti | | | | |
| 2 otqhoseb ets | Expansion Direction (ED) | ED=0 | Grow up segment, offsets must be ≤ limit. | Data | | | | |
| | ntains a de sination p | ED=1 | Grow down segment, offsets must be > limit. | Segmen | | | | |
| l and th q ent n internupt ga | Writeable (W) | W=0 W=1 | Data segment may not be written into. Data segment may be written into. | ents which State Seg | | | | |
| 10 3 epop | Executable (E) | E=1 | Code Segment Descriptor type is: | Inishi Irani | | | | |
| une and night | Conforming (C) | C=1 | Code segment may only be executed when CPL ≥ DPL. | Code | | | | |
| iciing apa us | Readable (R) | R=0 | Code segment may not be read. | Segmen | | | | |
| unite a tack | MUBIL INSE CARS INST | R=1 | Code segment may be read. | i transfer | | | | |
| the task gate. | Accessed (A) | A=0 A=1 | Segment has not been accessed. Segment selector has been loaded into segment register selector test instructions. | or used by | | | | |

Figure 11. Code and Data Segment Descriptor Formats

Code and data are stored in two types of segments: code segments and data segments. Both types are identified and defined by segment descriptors. Code segments are identified by the executable (E) bit set to 1 in the descriptor access rights byte. The access rights byte of both code and data segment descriptor types have three fields in common: present (P) bit, Descriptor Privilege Level (DPL), and accessed (A) bit. If P = 0, any attempted use of this segment will cause a not-present exception. DPL specifies the privilege level of the segment descriptor. DPL effects when the descriptor may be used by a task (refer to privilege discussion below). The A bit shows whether the segment has been previously accessed for usage profiling, a necessity for virtual memory systems. The CPU will always set this bit when accessing the descriptor.

Data segments (S=1,E=0) may be either read-only or read-write as controlled by the W bit of the access rights byte. Read-only (W=0) data segments may not be written into. Data segments may grow in two directions, as determined by the Expansion Direction (ED) bit: upwards (ED=0) for data segments, and downwards (ED=1) for a segment containing a stack. The limit field for a data segment descriptor is interpreted differently depending on the ED bit (see Figure 11).


A code segment (S=1, E=1) may be execute-only or execute/read as determined by the Readable (R) bit. Code segments may never be written into and execute-only code segments (R=0) may not be read. A code segment may also have an attribute called conforming (C). A conforming code segment may be shared by programs that execute at different privilege levels. The DPL of a conforming code segment defines the range of privilege levels at which the segment may be executed (refer to privilege discussion below). The limit field identifies the last byte of a code segment.

SYSTEM CONTROL DESCRIPTORS

In addition to code and data segment descriptors, the protected mode 80286 defines system control descriptors. These descriptors define special system data segments and control transfer mechanisms in the protected environment. The special system data segment descriptors define segments which contain tables of descriptors (Local Descriptor Table Descriptor) and segments which contain the execution state of a task (Task State Segment Descriptor).

The control transfer descriptors are call gates, task gates, interrupt gates and trap gates. Gates provide a level of indirection between the source and destination of the control transfer. This indirection allows the CPU to automatically perform protection checks and control the entry point of the destination. Call gates are used to change privilege levels (see Privilege), task gates are used to perform a task switch, and interrupt and trap

System Segment Descriptor



System Segment Descriptor Fields

| Name | Value | Description | | | | |
|------------|------------------|--|--|--|--|--|
| TYPE 1 2 3 | | Available Task State Segment Local Descriptor Table Descriptor Busy Task State Segment | | | | |
| Р | 0 | Descriptor contents are not valid Descriptor contents are valid | | | | |
| DPL | 0-3 | Descriptor Privilege Level | | | | |
| BASE | 24-bit number | Base Address of special system data segment in real memory | | | | |
| LIMIT | 16-bit number | Offset of last byte in segment | | | | |

Figure 12. System Segment Format

gates are used to specify interrupt service routines. The interrupt gate disables interrupts (resets IF) while the trap gate does not.

Figure 12 gives the formats for the special system data segment descriptors. The descriptors contain a 24-bit base address of the segment and a 16-bit limit. The access byte defines the type of descriptor, its state and privilege level. The descriptor contents are valid and the segment is in physical memory if P=1. If P=0, the segment is not valid. The DPL field is only used in Task State Segment descriptors and indicates the privilege level at which the descriptor may be used (see Privilege). Since the Local Descriptor Table descriptor may only be used by a special privileged instruction, the DPL field is not used. Bit 4 of the access byte is 0 to indicate that it is a system control descriptor. The type field specifies the descriptor type as indicated in Figure 12.

Figure 13 shows the format of the gate descriptors. The descriptor contains a destination pointer that points to the descriptor of the target segment and the entry point offset. The destination selector in an interrupt gate, trap gate, and call gate must refer to a code segment descriptor. These gate descriptors contain the entry point to prevent a program from constructing and using an illegal entry point. Task gates may only refer to a task state segment. Since task gates invoke a task switch, the destination offset is not used in the task gate.

Exception 13 is generated when the gate is used if a destination selector does not refer to the correct de-



County | County |

Gate Descriptor Fields

*Must be set to 0 for compatability with IAPX 386. (X is don't care)

| olds Name 386b | Value | Description |
|---|--------------------|--|
| TYPE | 4 5 6 7 | -Call Gate -Task Gate -Interrupt Gate -Trap Gate |
| LIDT in 9 truction alue of identics se Figure 17 and | 4 | Descriptor Contents are not valid Descriptor Contents are valid |
| DPL | 0-3 | Descriptor Privilege Level |
| WORD | 0-31 YROMEN | Number of words to copy from callers stack to called procedures stack. Only used with call gate. |
| DESTINATION SELECTOR | 16-bit selector | Selector to the target code segment (Call, Interrupt or Trap Gate) Selector to the target task state segment (Task Gate) |
| DESTINATION OFFSET | 16-bit offset | Entry point within the target code segment |

Figure 13. Gate Descriptor Format

scriptor type. The word count field is used in the call gate descriptor to indicate the number of parameters (0–31 words) to be automatically copied from the caller's stack to the stack of the called routine when a control transfer changes privilege levels. The word count field is not used by any other gate descriptor.

The access byte format is the same for all gate descriptors. P = 1 indicates that the gate contents are valid. P = 0 indicates the contents are not valid and causes ex-

ception 11 if referenced. DPL is the descriptor privilege level and specifies when this descriptor may be used by a task (refer to privilege discussion below). Bit 4 must equal 0 to indicate a system control descriptor. The type field specifies the descriptor type as indicated in Figure 13.

SEGMENT DESCRIPTOR CACHE REGISTERS

A segment descriptor cache register is assigned to each of the four segment registers (CS, SS, DS, ES). Segment descriptors are automatically loaded (cached) into a segment descriptor cache register (Figure 14) whenever the associated segment register is loaded with a selector. Only segment descriptors may be loaded into segment descriptor cache registers. Once loaded, all references to that segment of memory use the cached descriptor information instead of reaccessing memory. The descriptor cache registers are not visible to programs. No instructions exist to store their contents. They only change when a segment register is loaded.

SELECTOR FIELDS

A protected mode selector has three fields: descriptor entry index, local or global descriptor table indicator (TI), and selector privilege (RPL) as shown in Figure 15. These fields select one of two memory based tables of descriptors, select the appropriate table entry and allow high-speed testing of the selector's privilege attribute (refer to privilege discussion below).




Figure 15. Selector Fields




Figure 14. Descriptor Cache Registers



LOCAL AND GLOBAL DESCRIPTOR TABLES

Two tables of descriptors, called descriptor tables, contain all descriptors accessible by a task at any given time. A descriptor table is a linear array of up to 8192 descriptors. The upper 13 bits of the selector value are an index into a descriptor table. Each table has a 24-bit base register to locate the descriptor table in physical memory and a 16-bit limit register that confine descriptor access to the defined limits of the table as shown in Figure 16. A restartable exception (13) will occur if an attempt is made to reference a descriptor outside the table limits.

One table, called the Global Descriptor Table (GDT), contains descriptors available to all tasks. The other table, called the Local Descriptor Table (LDT), contains descriptors that can be private to a task. Each task may have its own private LDT. The GDT may contain all descriptor types except interrupt and trap descriptors. The LDT may contain only segment, task gate, and call gate descriptors. A segment cannot be accessed by a task if its segment descriptor does not exist in either descriptor table at the time of access.




Figure 16. Local and Global Descriptor
Table Definition

The LGDT and LLDT instructions load the base and limit of the global and local descriptor tables. LGDT and LLDT are protected. They may only be executed by trusted programs operating at level 0. The LGDT instruction loads a six byte field containing the 16-bit table limit and 24-bit base address of the Global Descriptor Table as shown in Figure 17. The LLDT instruction loads a selector which refers to a Local Descriptor Table descriptor containing the base address and limit for an LDT, as shown in Figure 12.




Figure 17. Global Descriptor Table and Interrupt
Descriptor Table Data Type

INTERRUPT DESCRIPTOR TABLE

The protected mode 80286 has a third descriptor table, called the Interrupt Descriptor Table (IDT) (see Figure 18), used to define up to 256 interrupts. It may contain only task gates, interrupt gates and trap gates. The IDT (Interrupt Descriptor Table) has a 24-bit base and 16-bit limit register in the CPU. The protected LIDT instruction loads these registers with a six byte value of identical form to that of the LGDT instruction (see Figure 17 and Protected Mode Initialization).




Figure 18. Interrupt Descriptor Table Definition

References to IDT entries are made via INT instructions, external interrupt vectors, or exceptions. The IDT must be at least 256 bytes in size to allocate space for all reserved interrupts.

Privilege

The 80286 has a four-level hierarchical privilege system which controls the use of privileged instructions and access to descriptors (and their associated segments) within a task. Four-level privilege, as shown in Figure 19, is an extension of the user/supervisor mode commonly found in minicomputers. The privilege levels are numbered 0 through 3. Level 0 is the most privileged level. Privilege






Figure 19. Hierarchical Privilege Levels

levels provide protection within a task. (Tasks are isolated by providing private LDT's for each task.) Operating system routines, interrupt handlers, and other system software can be included and protected within the virtual address space of each task using the four levels of privilege. Tasks may also have a separate stack for each privilege level.

Tasks, descriptors, and selectors have a privilege level attribute that determines whether the descriptor may be used. Task privilege effects the use of instructions and descriptors. Descriptor and selector privilege only effect access to the descriptor.

TASK PRIVILEGE

A task always executes at one of the four privilege levels. The task privilege level at any specific instant is called the Current Privilege Level (CPL) and is defined by the lower two bits of the CS register. CPL cannot change during execution in a single code segment. A task's CPL may only be changed by control transfers through gate descriptors to a new code segment (See Control Transfer). Tasks begin executing at the CPL value specified by the code segment when the task is initiated via a task switch operation. A task executing at Level 0 can access all data segments defined in the GDT and the task's LDT and is considered the most trusted level. A task executing at Level 3 has the most restricted access to data and is considered the least trusted level.

DESCRIPTOR PRIVILEGE

Descriptor privilege is specified by the Descriptor Privilege Level (DPL) field of the descriptor access byte. DPL specifies the least trusted task privilege level (CPL) at

which a task may access the descriptor. Descriptors with DPL = 0 are the most protected. Only tasks executing at privilege level 0 (CPL = 0) may access them. Descriptors with DPL = 3 are the least protected (i.e. have the least restricted access) since tasks can access them when CPL = 0, 1, 2, or 3. This rule applies to all descriptors, except LDT descriptors.

SELECTOR PRIVILEGE minos a yd 80 olini bebaol si

Selector privilege is specified by the Requested Privilege Level (RPL) field in the least significant two bits of a selector. Selector RPL may establish a less trusted privilege level than the current privilege level for the use of a selector. This level is called the task's effective privilege level (EPL). RPL can only reduce the scope of a task's access to data with this selector. A task's effective privilege is the numeric maximum of RPL and CPL. A selector with RPL = 0 imposes no additional restriction on its use while a selector with RPL = 3 can only refer to segments at privilege Level 3 regardless of the task's CPL. RPL is generally used to verify that pointer parameters passed to a more trusted procedure are not allowed to use data at a more privileged level than the caller (refer to pointer testing instructions).

Descriptor Access and Privilege Validation

Determining the ability of a task to access a segment involves the type of segment to be accessed, the instruction used, the type of descriptor used and CPL, RPL, and DPL. The two basic types of segment accesses are control transfer (selectors loaded into CS) and data (selectors loaded into DS, ES or SS).

DATA SEGMENT ACCESS

Instructions that load selectors into DS and ES must refer to a data segment descriptor or readable code segment descriptor. The CPL of the task and the RPL of the selector must be the same as or more privileged (numerically equal to or lower than) than the descriptor DPL. In general, a task can only access data segments at the same or less privileged levels than the CPL or RPL (whichever is numerically higher) to prevent a program from accessing data it cannot be trusted to use.

An exception to the rule is a readable conforming code segment. This type of code segment can be read from any privilege level.

If the privilege checks fail (e.g. DPL is numerically less than the maximum of CPL and RPL) or an incorrect type of descriptor is referenced (e.g. gate descriptor or execute only code segment) exception 13 occurs. If the segment is not present, exception 11 is generated.

segment descriptors for writable data segments. The descriptor privilege (DPL) and RPL must equal CPL. All other descriptor types or a privilege level violation will cause exception 13. A not present fault causes excep-= 0, 1, 2, or 3. This rule applies to all 0,21 noit

CONTROL TRANSFER

Four types of control transfer can occur when a selector is loaded into CS by a control transfer operation (see Table 10). Each transfer type can only occur if the operation which loaded the selector references the correct descriptor type. Any violation of these descriptor usage rules (e.g. JMP through a call gate or RET to a Task State Segment) will cause exception 13.

The ability to reference a descriptor for control transfer is also subject to rules of privilege. A CALL or JUMP instruction may only reference a code segment descriptor with DPL equal to the task CPL or a conforming segment with DPL of equal or greater privilege than CPL. The RPL of the selector used to reference the code descriptor must have as much privilege as CPL app at 199

RET and IRET instructions may only reference code segment descriptors with descriptor privilege equal to or less privileged than the task CPL. The selector loaded into CS is the return address from the stack. After the return, the selector RPL is the task's new CPL. If CPL changes, the old stack pointer is popped after the return

When a JMP or CALL references a Task State Segment descriptor, the descriptor DPL must be the same or less privileged than the task's CPL. Reference to a valid Task

cesses are control transfer (selectors loaded into CS) and data (selectors loaded into DS, ES or SS).

Cognition accomptor causes a task switch (See Task Switch Operation). Reference to a Task State Segment descriptor at a more privileged level than the task's CPL generates exception 13.

When an instruction or interrupt references a gate descriptor, the gate DPL must have the same or less privilege than the task CPL. If DPL is at a more privileged level than CPL, exception 13 occurs. If the destination selector contained in the gate references a code segment descriptor, the code segment descriptor DPL must be the same or more privileged than the task CPL. If not, Exception 13 is issued. After the control transfer, the code segment descriptors DPL is the task's new CPL. If the destination selector in the gate references a task state segment, a task switch is automatically performed (see Task Switch Operation).

The privilege rules on control transfer require:

- -JMP or CALL direct to a code segment (code segment descriptor) can only be to a conforming segment with DPL of equal or greater privilege than CPL or a non-conforming segment at the same privilege level.
- -interrupts within the task or calls that may change privilege levels, can only transfer control through a gate at the same or a less privileged level than CPL to a code segment at the same or more privileged level than CPL.
- -return instructions that don't switch tasks can only return control to a code segment at the same or less used, task privilege affects the use clevel begeliving d
- -task switch can be performed by a call, jump or interrupt which references either a task gate or task state segment at the same or less privileged level.

| Control Transfer Types 3330A THEMBES ATAC | Operation Types | Descriptor Referenced | Descriptor Table | |
|--|---|------------------------------|--|--|
| Intersegment within the same privilege level | JMP, CALL, RET, IRET* | Code Segment | GDT/LDT19W | |
| Intersegment to the same or higher privilege level Interrupt | gment. A task's CPJAO | Call Gate | GDT/LDT | |
| riwithin task may change CPL: JRO entrologization detector must be the same as or more privileged (nu selector must be the same as or more descriptor DRI mentally equal to or lower than) than the descriptor DRI | Interrupt Instruction, Exception, External Interrupt | Trap or Interrupt Gate | ay only b <mark>Tdi</mark> na scriptors to a l r). Tasks begir | |
| Intersegment to a lower privilege level (changes task CPL) | RET, IRETalv betaitini ai | Code Segment | GDT/LDT | |
| while of less privileged evers than the CPC of the (whichever is numerically higher) to prevent a progress | CALL, JMP 183 U ISV9 J | Task State Segment | data segment | |
| from accessing data if cannot be trusted to use. And we have the state of the stat | CALL, JMP | Task Gate | GDT/LDT | |
| An exception to the rule is a readable conforming and segment. This type of code segment can be read from any privilege level. | IRET** Interrupt Instruction, Exception, External Interrupt | Task Gate | considered the TOI | |

^{**}NT (Nested Task bit of flag word) = 1 *NT (Nested Task bit of flag word) = 0

of descriptor is referenced (e.g. gate descriptor or exe-

Table 14. Protected Mode Exceptions



PRIVILEGE LEVEL CHANGES

Any control transfer that changes CPL within the task, causes a change of stacks as part of the operation. Initial values of SS:SP for privilege levels 0, 1, and 2 are kept in the task state segment (refer to Task Switch Operation). During a JMP or CALL control transfer, the new stack pointer is loaded into the SS and SP registers and the previous stack pointer is pushed onto the new stack.

When returning to the original privilege level, its stack is restored as part of the RET or IRET instruction operation. For subroutine calls that pass parameters on the stack and cross privilege levels, a fixed number of words, as specified in the gate, are copied from the previous stack to the current stack. The inter-segment RET instruction with a stack adjustment value will correctly restore the previous stack pointer upon return.

Protection

The 80286 includes mechanisms to protect critical instructions that affect the CPU execution state (e.g. HLT) and code or data segments from improper usage. These mechanisms are grouped under the term "protection" and have three forms:

Restricted usage of segments (e.g. no write allowed to read-only data segments). The only segments available for use are defined by descriptors in the Local Descriptor Table (LDT) and Global Descriptor Table (GDT).

Restricted access to segments via the rules of privilege and descriptor usage.

Privileged instructions or operations that may only be executed at certain privilege levels as determined by the CPL and I/O Privilege Level (IOPL). The IOPL is defined by bits 14 and 13 of the flag word.

These checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception related to the stack segment causes exception 12.

The IRET and POPF instructions do not perform some of their defined functions if CPL is not of sufficient privilege (numerically small enough). No exceptions or other indication are given when these conditions occur.

The IF bit is not changed if CPL > IOPL.

The IOPL field of the flag word is not changed if CPL

Table 11
Segment Register Load Checks

| Error Description | Exception Number |
|---|--|
| Descriptor table limit exceeded | 13 |
| Segment descriptor not-present | 11 or 12 |
| Privilege rules violated that was bilevel | 13 01 |
| —Read/Execute code segment | 12 13 13 When a PU restartable. It has a checkt an be split into Table 11), open invileged instru |

Table 12 Operand Reference Checks Strand

| Error Description another | Exception Number | |
|--|------------------|--|
| Write into code segment MOTA A 390 Read from execute-only code | ASK SVEFCH | |
| segment | re suzua en | |
| Write to read-only data segment | aves the print | |
| Segment limit exceeded 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 12 or 13 | |

Note 1: Carry out in offset calculations is ignored.

Table 13. Privileged Instruction Checks

| ountenin Error Description entininot | Exception Number | | |
|---|---|--|--|
| CPL ≠ 0 when executing the following instructions: LIDT, LLDT, LGDT, LTR, LMSW, CTS, HLT | k switch open he associate a TSS descrip | | |
| CPL > IOPL when executing the fol- lowing instructions: INS, IN, OUTS, OUT, STI, CLI, LOCK | ntaining the et a de Control of the | | |

exceptions talped a special regist solution as a second registration of the second registration and the second reg

The 80286 detects several types of exceptions and interrupts, in protected mode (see Table 14). Most are restartable after the exceptional condition is removed. Interrupt handlers for most exceptions receive an error code, pushed on the stack after the return address, that identifies the selector involved (0 if none). The return address normally points to the failing instruction, including all leading prefixes. For a processor extension segment overrun exception, the return address will not point at the ESC instruction that caused the exception; however, the processor extension registers may contain the address of the failing instruction.



Table 14. Protected Mode Exceptions

| Interrupt Vector | sk, Segment Register Load Cha tial Error Descriptio notional apt | Return Address At Failing Instruction? | Always Restart- able? | Error Code on Stack? | |
|---------------------|--|--|-----------------------------|----------------------------|--|
| 8 | Double exception detected | Yes | No 9 | Yes | |
| 9 | Processor extension segment overrun | No | No | No | |
| 10 8 | Invalid task state segment | Yes | Yes | Yes | |
| 11 | Segment not present | Yes | Yes | Yes | |
| 12 | Stack segment overrun or segment not present | Yes | Yes1 | Yes | |
| 13 | General protection absolute light from | Yes | No | Yes | |

Note 1: When a PUSHA or POPA instruction attempts to wrap around the stack segment, the machine state after the exception will not be restartable. This condition is identified by the value of the saved SP being either 0000(H), 0001(H), FFFE(H), or FFFF(H).

All these checks are performed for all instructions and can be split into three categories: segment load checks (Table 11), operand reference checks (Table 12), and privileged instruction checks (Table 13). Any violation of the rules shown will result in an exception. A not-present exception related to the stack segment causes exception 12.

Special Operations

TASK SWITCH OPERATION

The 80286 provides a built-in task switch operation which saves the entire 80286 execution state (registers, address space, and a link to the previous task), loads a new execution state, and commences execution in the new task. Like gates, the task switch operation is invoked by executing an inter-segment JMP or CALL instruction which refers to a Task State Segment (TSS) or task gate descriptor in the GDT or LDT. An INT n instruction, exception, or external interrupt may also invoke the task switch operation by selecting a task gate descriptor in the associated IDT descriptor entry.

The TSS descriptor points at a segment (see Figure 20) containing the entire 80286 execution state while a task gate descriptor contains a TSS selector. The limit field must be > 002B(H).

Each task must have a TSS associated with it. The current TSS is identified by a special register in the 80286 called the Task Register (TR). This register contains a selector referring to the task state segment descriptor that defines the current TSS. A hidden base and limit register associated with TR are loaded whenever TR is loaded with a new selector.

The IRET instruction is used to return control to the task that called the current task or was interrupted. Bit 14 in the flag register is called the Nested Task (NT) bit. It controls the function of the IRET instruction. If NT = 0, the IRET instruction performs the regular current task return; when NT = 1, IRET performs a task switch operation back to the previous task.

When a CALL or INT instruction initiates a task switch, the old and new TSS will be marked busy and the back link field of the new TSS set to the old TSS selector. The NT bit of the new task is set by CALL or INT initiated task switches. An interrupt that does not cause a task switch will clear NT. NT may also be set or cleared by POPF or IRET instructions.

The task state segment is marked busy by changing the descriptor type field from Type 1 to Type 3. Use of a selector that references a busy task state segment causes Exception 13.

PROCESSOR EXTENSION CONTEXT SWITCHING

The context of a processor extension (such as the 80287 numerics processor) is not changed by the task switch operation. A processor extension context need only be changed when a different task attempts to use the processor extension (which still contains the context of a previous task). The 80286 detects the first use of a processor extension after a task switch by causing the processor extension not present exception (7). The interrupt handler may then decide whether a context change is necessary.

Whenever the 80286 switches tasks, it sets the Task Switched (TS) bit of the MSW. TS indicates that a processor extension context may belong to a different task than the current one. The processor extension not present exception (7) will occur when attempting to execute an ESC or WAIT instruction if TS = 1 and a processor extension is present (MP = 1 in MSW).

POINTER TESTING INSTRUCTIONS

The iAPX 286 provides several instructions to speed pointer testing and consistency checks for maintaining system integrity (see Table 15). These instructions use the memory management hardware to verify that a selector value refers to an appropriate segment without risking an exception. A condition flag (ZF) indicates whether use of the selector or segment will cause an exception.




Figure 20. Task State Segment and TSS Registers of school of social about the

Protected mode operation requires several registers to be initialized. The GDT and iDT base registers must refer to a valid GDT and IDT. After executing the LMSW instruction to set PE, the 80286 must immediately execute an intra-segment JMP instruction to clear the instruction queue of instructions decoded in real address mode.

| Instruction | Operands | Function | | | |
|-----------------------|-----------------------|--|--|--|--|
| ARPL | Selector, Register | Adjust Requested Privi- lege Level: adjusts the RPL of the selector to the nu- meric maximum of current selector RPL value and the RPL value in the register Set zero flag if selector RPL was changed. | | | |
| VERR | Selector | VERify for Read: sets the zero flag if the segment re- ferred to by the selector can be read. | | | |
| VERW | Selector | VERify for Write: sets the zero flag if the segment re- ferred to by the selector can be written. | | | |
| LSL GUAV TOW 20 | Register, Selector | Load Segment Limit: reads the segment limit into the register if privilege rules and descriptor type allow. Set zero flag if successful. | | | |
| LAR | Register, Selector | Load Access Rights: reads the descriptor access rights byte into the register if priv- ilege rules allow. Set zero flag if successful. | | | |

DOUBLE FAULT AND SHUTDOWN

If two separate exceptions are detected during a single instruction execution, the 80286 performs the double fault exception (8). If an exception occurs during processing of the double fault exception, the 82086 will enter shutdown. During shutdown no further instructions or exceptions are processed. Either NMI (CPU remains in protected mode) or RESET (CPU exits protected mode) can force the 80286 out of shutdown. Shutdown is externally signalled via a HALT bus operation with A₁ HIGH.

PROTECTED MODE INITIALIZATION

The 80286 initially executes in real address mode after RESET. To allow initialization code to be placed at the top of physical memory, A_{23-20} will be HIGH when the 80286 performs memory references relative to the CS register until CS is changed. A_{23-20} will be zero for references to the DS, ES, or SS segments. Changing CS in real address mode will force A_{23-20} LOW whenever CS is used again. The initial CS:IP value of F000:FFF0 provides 64K bytes of code space for initialization code without changing CS.

Protected mode operation requires several registers to be initialized. The GDT and IDT base registers must refer to a valid GDT and IDT. After executing the LMSW instruction to set PE, the 80286 must immediately execute an intra-segment JMP instruction to clear the instruction queue of instructions decoded in real address mode.

protected mode state assumed by software, execute a JMP instruction with a selector referring to the initial TSS used in the system. This will load the task register, local descriptor table register, segment registers and initial general register state. The TR should point at a valid TSS since any task switch operation involves saving the current task state.

SYSTEM INTERFACE

The 80286 system interface appears in two forms: a local bus and a system bus. The local bus consists of address, data, status, and control signals at the pins of the CPU. A system bus is any buffered version of the local bus. A system bus may also differ from the local bus in terms of coding of status and control lines and/or timing and loading of signals. The iAPX 286 family includes several devices to generate standard system buses such as the IEEE 796 standard Multibus™.

Bus Interface Signals and Timing

The iAPX 286 microsystem local bus interfaces the 80286 to local memory and I/O components. The interface has 24 address lines, 16 data lines, and 8 status and control signals.

The 80286 CPU, 82284 clock generator, 82288 bus controller, 82289 bus arbiter, 8286/7 transceivers, and 8282/3 latches provide a buffered and decoded system bus interface. The 82284 generates the system clock and synchronizes READY and RESET. The 82288 converts bus operation status encoded by the 80286 into command and bus control signals. The 82289 bus arbiter generates Multibus bus arbitration signals. These components can provide the timing and electrical power drive levels required for most system bus interfaces including the Multibus.

Physical Memory and I/O Interface

A maximum of 16 megabytes of physical memory can be addressed in protected mode. One megabyte can be addressed in real address mode. Memory is accessible as bytes or words. Words consist of any two consecutive bytes addressed with the least significant byte stored in the lowest address.

Byte transfers occur on either half of the 16-bit local data bus. Even bytes are accessed over D_{7-0} while odd bytes are transferred over $D_{15-8}.$ Even-addressed words are transferred over D_{15-0} in one bus cycle, while odd-addressed words require \underline{two} bus operations. The first transfers data on $D_{15-8},$ and the second transfers data on $D_{7-0}.$ Both byte data transfers occur automatically, transparent to software.

Two bus signals, A₀ and BHE, control transfers over the lower and upper halves of the data bus. Even address



byte transfers are indicated by A_0 LOW and BHE HIGH. Odd address byte transfers are indicated by A_0 HIGH and BHE LOW. Both A_0 and BHE are LOW for even address word transfers.

The I/O address space contains 64K addresses in both modes. The I/O space is accessible as either bytes or words, as is memory. Byte wide peripheral devices may be attached to either the upper or lower byte of the data bus. Byte-wide I/O devices attached to the upper data byte (D $_{15-8}$) are accessed with odd I/O addresses. Devices on the lower data byte are accessed with even I/O addresses. An interrupt controller such as Intel's 8259A must be connected to the lower data byte (D $_{7-0}$) for proper return of the interrupt vector.




Figure 22. 80286 Bus States

Bus Operation

The 80286 uses a double frequency system clock (CLK input) to control bus timing. All signals on the local bus are measured relative to the system CLK input. The CPU divides the system clock by 2 to produce the internal processor clock, which determines bus state. Each processor clock is composed of two system clock cycles named phase 1 and phase 2. The 82284 clock generator output (PCLK) identifies the next phase of the processor clock. (See Figure 21.)




Figure 21. System and Processor

Clock Relationships

Six types of bus operations are supported; memory read, memory write, I/O read, I/O write, interrupt acknowledge, and halt/shutdown. Data can be transferred at a maximum rate of one word per two processor clock cycles.

The iAPX 286 bus has three basic states: idle (T_i) , send status (T_s) , and perform command (T_c) . The 80286 CPU also has a fourth local bus state called hold (T_h) . T_h indicates that the 80286 has surrendered control of the local bus to another bus master in response to a HOLD request.

Each bus state is one processor clock long. Figure 22 shows the four 80286 local bus states and allowed transitions.

Bus States

The idle (T_i) state indicates that no data transfers are in progress or requested. The first active state (T_s) is signaled by status line $\overline{S1}$ or $\overline{S0}$ going LOW and identifying phase 1 of the processor clock. During T_s , the command encoding, the address, and data (for a write operation) are available on the 80286 output pins. The 82288 bus controller decodes the status signals and generates Multibus compatible read/write command and local transceiver control signals.

After T_s , the perform command (T_c) state is entered. Memory or I/O devices respond to the bus operation during T_c , either transferring read data to the CPU or accepting write data. T_c states may be repeated as often as necessary to assure sufficient time for the memory or I/O device to respond. The READY signal determines whether T_c is repeated.


During hold (T_h) , the 80286 will float all address, data, and status output pins enabling another bus master to use the local bus. The 80286 HOLD input signal is used to place the 80286 into the T_h state. The 80286 HLDA output signal indicates that the CPU has entered T_h .

Pipelined Addressing and auditoria and

The 80286 uses a local bus interface with pipelined timing to allow as much time as possible for data access. Pipelined timing allows bus operations to be performed in two processor cycles, while allowing each individual bus operation to last for three processor cycles.

The timing of the address outputs is pipelined such that the address of the next bus operation becomes available during the current bus operation. Or in other words, the first clock of the next bus operation is overlapped with the last clock of the current bus operation. Therefore, address decode and routing logic can operate in ad-





vance of the next bus operation. External address latches may hold the address stable for the entire bus operation, and provide additional AC and DC buffering.

The 80286 does not maintain the address of the current bus operation during all Tc states. Instead, the address for the next bus operation may be emitted during phase 2 of any T_c. The address remains valid during phase 1 of the first Tc to guarantee hold time, relative to ALE, for the address latch inputs.

Bus Control Signals La stucce of Viscoscon as

The 82288 bus controller provides control signals; address latch enable (ALE), Read/Write commands, data transmit/receive (DT/R), and data enable (DEN) that control the address latches, data transceivers, write enable, and output enable for memory and I/O systems.

The Address Latch Enable (ALE) output determines when the address may be latched. ALE provides at least one system CLK period of address hold time from the end of the previous bus operation until the address for the next bus operation appears at the latch outputs. This address hold time is required to support Multibus® and common memory systems.

The data bus transceivers are controlled by 82288 outputs Data Enable (DEN) and Data Transmit/Receive (DT/ R). DEN enables the data transceivers; while DT/R controls transceiver direction. DEN and DT/R are timed to prevent bus contention between the bus master, data bus transceivers, and system data bus tranceivers.

Command Timing Controls

Two system timing customization options, command extension and command delay, are provided on the iAPX 286 local bus.

Command extension allows additional time for external devices to respond to a command and is analogous to inserting wait states on the 8086. External logic can control the duration of any bus operation such that the operation is only as long as necessary. The READY input signal can extend any bus operation for as long as necessary.

Command delay allows an increase of address or write data setup time to system bus command active for any bus operation by delaying when the system bus command becomes active. Command delay is controlled by the 82288 CMDLY input. After Ts, the bus controller samples CMDLY at each failing edge of CLK. If CMDLY is HIGH, the 82288 will not activate the command signal. When CMDLY is LOW, the 82288 will activate the command signal. After the command becomes active, the CMDLY input is not sampled.

When a command is delayed, the available response time from command active to return read data or accept write data is less. To customize system bus timing, an address decoder can determine which bus operations require delaying the command. The CMDLY input does not affect the timing of ALE, DEN, or DT/R.




Figure 24. CMDLY Controls and Leading Edge of the Command

Figure 24 illustrates four uses of CMDLY. Example 1 shows delaying the read command two system CLKs for cycle N-1 and no delay for cycle N, and example 2 shows delaying the read command one system CLK for cycle N-1 and one system CLK delay for cycle N.

Bus Cycle Termination

At maximum transfer rates, the iAPX 286 bus alternates between the status and command states. The bus status signals become inactive after T_{S} so that they may correctly signal the start of the next bus operation after the completion of the current cycle. No external indication of T_{C} exists on the iAPX 286 local bus. The bus master and bus controller enter T_{C} directly after T_{S} and continue executing T_{C} cycles until terminated by READY.

READY Operation

The current bus master and 82288 bus controller terminate each bus operation simultaneously to achieve maximum bus bandwidth. Both are informed in advance by READY active which identifies the last T_c cycle of the

current bus operation. The bus master and bus controller must see the same sense of the READY signal, thereby requiring READY be synchronous to the system clock.

Synchronous Ready

The 82284 clock generator provides READY synchronization from both synchronous and asynchronous sources (see Figure 25). The synchronous ready input (SRDY) of the clock generator is sampled with the falling edge of CLK at the end of phase 1 of each T_C. The state of SRDY is then broadcast to the bus master and bus controller via the READY output line.

Asynchronous Ready

Many systems have devices or subsystems that are asynchronous to the system clock. As a result, their ready outputs cannot be guaranteed to meet the 82284 SRDY setup and hold time requirements. The 82284 asynchronous ready input (ARDY) is designed to accept such signals. The ARDY input is sampled at the beginning of each $T_{\rm c}$ cycle by 82284 synchronization logic. This provides a system CLK cycle time to resolve its value before broadcasting it to the bus master and bus controller.




Figure 25. Synchronous and Asynchronous Ready

ARDY or ARDYEN must be HIGH at the end of Ts. ARDY cannot be used to terminate bus cycle with no wait states.

Each ready input of the 82284 has an enable pin (SRDYEN and ARDYEN) to select whether the current bus operation will be terminated by the synchronous or asynchronous ready. Either of the ready inputs may terminate a bus operation. These enable inputs are active low and have the same timing as their respective ready inputs. Address decode logic usually selects whether the current bus operation should be terminated by ARDY or SRDY.

Data Bus Control Apolo melava art of augnomicinyas

Figures 26, 27, and 28 show how the DT/R, DEN, data bus, and address signals operate for different combinations of read, write, and idle bus operations. DT/R goes active (LOW) for a read operaton. DT/R remains HIGH before, during, and between write operations.

The data bus is driven with write data during the second phase of Ts. The delay in write data timing allows the read data drivers, from a previous read cycle, sufficient time to enter 3-state OFF before the 80286 CPU begins driving the local data bus for write operations. Write data will always remain valid for one system clock past the last Tc to provide sufficient hold time for Multibus or other similar memory or I/O systems. During write-read or writeidle sequences the data bus enters 3-state OFF during the second phase of the processor cycle after the last T_c. In a write-write sequence the data bus does not enter 3-state OFF between Tc and Ts.

Bus Usage and determinated that seleve of primare The 80286 local bus may be used for several functions: instruction data transfers, data transfers by other bus masters, instruction fetching, processor extension data transfers, interrupt acknowledge, and halt/shutdown. This section describes local bus activities which have special signals or requirements.

bus controller enter T. directly after T. an






Figure 26. Back to Back Read-Write Cycles




Figure 27. Back to Back Write-Read Cycles




Figure 28. Back to Back Write-Write Cycles

HOLD and **HLDA**

HOLD and HLDA allow another bus master to gain control of the local bus by placing the 80286 bus into the T_h state. The sequence of events required to pass control between the 80286 and another local bus master are shown in Figure 29.

In this example, the 80286 is initially in the T_h state as signaled by HLDA being active. Upon leaving T_h , as signaled by HLDA going inactive, a write operation is started. During the write operation another local bus master requests the local bus from the 80286 as shown by the HOLD signal. After completing the write operation, the 80286 performs one T_i bus cycle, to guarantee write data hold time, then enters T_h as signaled by HLDA going active.

The CMDLY signal and ARDY ready are used to start and stop the write bus command, respectively. Note that SRDY must be inactive or disabled by SRDYEN to guarantee ARDY will terminate the cycle.

Instruction Fetching

The 80286 Bus Unit (BU) will fetch instructions ahead of the current instruction being executed. This activity is called prefetching. It occurs when the local bus would otherwise be idle and obeys the following rules: A prefetch bus operation starts when at least two bytes of the 6-byte prefetch queue are empty.

The prefetcher normally performs word prefetches independent of the byte alignment of the code segment base in physical memory.


The prefetcher will perform only a byte code fetch operation for control transfers to an instruction beginning on a numerically odd physical address.

Prefetching stops whenever a control transfer or HLT instruction is decoded by the IU and placed into the instruction queue.

In real address mode, the prefetcher may fetch up to 6 bytes beyond the last control transfer or HLT instruction in a code segment.

In protected mode, the prefetcher will never cause a segment overrun exception. The prefetcher stops at the last physical memory word of the code segment. Exception 13 will occur if the program attempts to execute beyond the last full instruction in the code segment.

If the last byte of a code segment appears on an even physical memory address, the prefetcher will read the next physical byte of memory (perform a word code fetch). The value of this byte is ignored and any attempt to execute it causes exception 13.



- 3. BHE and LOCK may start floating after the end of any TC depending on when internal 80286 bus arbiter decides to release bus to external HOLD. The float starts in \$\phi\$1 of TC.
- 4. The minimum HOLD to HLDA time is shown. Maximum is one TH longer.
- 5. The earliest HOLD time is shown. It will always allow a subsequent memory cycle if pending is shown.
- 6. The minimum HOLD to HLDA time is shown. Maximum is a function of the instruction, type of bus cycle and other machine status (i.e., Interrupts, Waits, Lock, etc.)
- Asynchronous ready allows termination of the cycle. Synchronous ready does not signal ready in this example. Synchronous ready state is ignored after ready is signaled via the asynchronous input.

Figure 29. Multibus Write Terminated by Asynchronous Ready with Bus Hold

The processor extension interface uses I/O port addresses 00F8(H), 00FA(H), and 00FC(H) which are part of the I/O port address range reserved by Intel. An ESC instruction with EM = 0 and TS = 0 will perform I/O bus operations to one or more of these I/O port addresses independent of the value of IOPL and CPL.

ESC instructions with memory references enable the CPU to accept PEREQ inputs for processor extension operand transfers. The CPU will determine the operand starting address and read/write status of the instruction. For each operand transfer, two or three bus operations are performed, one word transfer with I/O port address 00FA(H) and one or two bus operations with memory. Three bus operations are required for each word operand aligned on an odd byte address.

Interrupt Acknowledge Sequence

Figure 30 illustrates an interrupt acknowledge sequence performed by the 80286 in response to an INTR input. An interrupt acknowledge sequence consists of two INTA bus operations. The first allows a master 8259A Programmable Interrupt Controller (PIC) to determine which if any of its slaves should return the interrupt vector. An eight bit vector is read by the 80286 during the second INTA bus operation to select an interrupt handler routine from the interrupt table.

The Master Cascade Enable (MCE) signal of the 82288 is used to enable the cascade address drivers, during INTA bus operations (See Figure 30), onto the local address bus for distribution to slave interrupt controllers via the system address bus. The 80286 emits the LOCK signal (active LOW) during T_S of the first INTA bus operation. A local bus "hold" request will not be honored until the end of the second INTA bus operation.

Three idle processor clocks are provided by the 80286 between INTA bus operations to allow for the minimum INTA to INTA time and CAS (cascade address) out delay of the 8259A. The second INTA bus operation must always have at least one extra $T_{\rm c}$ state added via logic controlling READY. A_{23} – A_{0} are in 3-state OFF until after the first $T_{\rm c}$ state of the second INTA bus operation. This prevents bus contention between the cascade address drivers and CPU address drivers. The extra $T_{\rm c}$ state allows time for the 80286 to resume driving the address lines for subsequent bus operations.

The 80286 local bus is shared among several internal units and external HOLD requests. In case of simultaneous requests, their relative priorities are:

(Highest)

Any transfers which assert LOCK either explicitly (via the LOCK instruction prefix) or implicitly (i.e. segment descriptor access, interrupt acknowledge sequence, or an XCHG with memory).

The second of the two byte bus operations required for an odd aligned word operand.

The second or third cycle of a processor extension data transfer.

Local bus request via HOLD input.

Processor extension data operand transfer via PEREQ input.

Data transfer performed by EU as part of an instruction.

(Lowest)


An instruction prefetch request from BU. The EU will inhibit prefetching two processor clocks in advance of any data transfers to minimize waiting by EU for a prefetch to finish.

Halt or Shutdown Cycles

The 80286 externally indicates halt or shutdown conditions as a bus operation. These conditions occur due to a HLT instruction or multiple protection exceptions while attempting to execute one instruction. A halt or shutdown bus operation is signalled when $\overline{S1}$, $\overline{S0}$ and COD/INTA are LOW and M/IO is HIGH. A₁ HIGH indicates halt, and A₁ LOW indicates shutdown. The 82288 bus controller does not issue ALE, nor is READY required to terminate a halt or shutdown bus operation.

During halt or shutdown, the 80286 may service PEREQ or HOLD requests. A processor extension segment overrun exception during shutdown will inhibit further service of PEREQ. Either NMI or RESET will force the 80286 out of either halt or shutdown. An INTR, if interrupts are enabled, or a processor extension segment overrun exception will also force the 80286 out of halt.





- 1. Data is ignored.
- 2. First INTA cycle should have at least one wait state inserted to meet 8259A minimum INTA pulse width.
- Second INTA cycle must have at least one wait state inserted since the CPU will not drive A₂₃ A₀, BHE, and LOCK until after the first TC state.
- The CPU imposed one/clock delay prevents bus contention between cascade address buffer being disabled by MCE vand address outputs.
- Without the wait state, the 80286 address will not be valid for a memory cycle started immediately after the second INTA cycle. The 8259A also requires one wait state for minimum INTA pulse width.
 - 4. LOCK is active for the first INTA cycle to prevent the 82289 from releasing the bus between INTA cycles in a multi-master system.
- A₂₃ A₀ exits 3-state OFF during φ2 of the second T_C in the INTA cycle.

Figure 30. Interrupt Acknowledge Sequence




Figure 31. Basic iAPX 286 System Configuration

SYSTEM CONFIGURATIONS

The versatile bus structure of the iAPX 286 microsystem, with a full complement of support chips, allows flexible configuration of a wide range of systems. The basic configuration, shown in Figure 31, is similar to an iAPX 86 maximum mode system. It includes the CPU plus an 8259A interrupt controller, 82284 clock generator, and the 82288 Bus Controller. The iAPX 86 latches (8282 and 8283) and transceivers (8286 and 8287) may be used in an iAPX 286 microsystem.


As indicated by the dashed lines in Figure 31, the ability to add processor extensions is an integral feature of iAPX 286 microsystems. The processor extension interface allows external hardware to perform special functions and transfer data concurrent with CPU execution of other instructions. Full system integrity is maintained because the 80286 supervises all data transfers and instruction execution for the processor extension.

The iAPX 286/20 numeric data processor which includes the 80287 numeric processor extension (NPX)

uses this interface. The iAPX 286/20 has all the instructions and data types of an iAPX 86/20 or iAPX 88/20. The 80287 NPX can perform numeric calculations and data transfers concurrently with CPU program execution. Numerics code and data have the same integrity as all other information protected by the iAPX 286 protection mechanism.

The 80286 can overlap chip select decoding and address propagation during the data transfer for the previous bus operation. This information is latched into the 8282/3's by ALE during the middle of a T_s cycle. The latched chip select and address information remains stable during the bus operation while the next cycles address is being decoded and propagated into the system. Decode logic can be implemented with a high speed bipolar PROM.

The optional decode logic shown in Figure 31 takes advantage of the overlap between address and data of the 80286 bus cycle to generate advanced memory and IO-select signals. This minimizes system performance



degradation caused by address propogation and decode delays. In addition to selecting memory and I/O, the advanced selects may be used with configurations supporting local and system buses to enable the appropriate bus interface for each bus cycle. The COD/INTA and M/IO signals are applied to the decode logic to distinguish between interrupt, I/O, code and data bus cycles.

By adding the 82289 bus arbiter chip the 80286 provides a Multibus system bus interface as shown in Figure 32. The ALE output of the 82288 for the Multibus bus is

connected to its CMDLY input to delay the start of commands one system CLK as required to meet Multibus address and write data setup times. This arrangement will add at least one extra T_c state to each bus operation which uses the Multibus.

A second 82288 bus controller and additional latches and transceivers could be added to the local bus of Figure 32. This configuration allows the 80286 to support an on-board bus for local memory and peripherals, and the Multibus for system bus interfacing.




Figure 33. iAPX 286 System Configuration with Dual-Ported Memory

Figure 33 shows the addition of dual ported dynamic memory between the Multibus system bus and the iAPX 286 local bus. The dual port interface is provided by the 8207 Dual Port DRAM Controller. The 8207 runs synchronously with the CPU to maximize throughput for local memory references. It also arbitrates between requests from the local and system buses and performs

mands one system CLK as required to meet withinbus address and write data setup times. This arrangement will add at least one extra T_c state to each bus operation which uses the Multibus.

A second 52288 bus controller and additional sucress and transceivers could be added to the local bus of Figure 32. This configuration allows the 80286 to support an on-board bus for local memory and peripherals, and the Multibus for system bus interfecing.

functions such as refresh, initialization of RAM, and read/modify/write cycles. The 8207 combined with the 8206 Error Checking and Correction memory controller provide for single bit error correction. The dual-ported memory can be combined with a standard Multibus system bus interface to maximize performance and protection in multiprocessor system configurations.

code delays. In addition to selecting memory and I/O, the advanced selects may be used with configurations supporting local and system buses to enable the appropriate bus interface for each bus cycle. The COD/INTA and M/IO signals are applied to the decode logic to distinguish between interrupt, I/O, code and data bus cycles.

By adding the 82289 bus arbiter only the 80286 provides a Muribus system bus interface as shown in Figure 32. The ALE output of the 82288 for the Multibus bus is



PACKAGE

The 80286 is packaged in a 68-pin, leadless JEDEC type A hermetic leadless chip carrier. Figure 34 illustrates the package, and Figure 2 shows the pinout.




Figure 34. JEDEC Type A Package mit quies MEYORA

ABSOLUTE MAXIMUM RATINGS*

| Ambient Temperature Under Bias 0°C to 70°C | This is a stress |
|--|-----------------------------|
| Storage Temperature 65°C to + 150°C | vice at these o |
| Voltage on Any Pin with Respect to Ground | Exposure to a tended period |
| Power Dissipation | 82288 Timing F |

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (80286: TA = 0°C to 70°C, VCC = 5V ± 10%)

| Symbol | Parameter | | Min. | Max. | Units | Test Conditions |
|------------------|--|----|------|----------------------|-----------------------|--|
| VIL. | Input Low Voltage | | -0.5 | +0.8 | V | |
| VIHEM SM | Input High Voltage | 8 | 2.0 | V _{CC} +0.5 | Valab | 24 Command |
| Volumenta | Output Low Voltage | | | 0.45 | V | I _{OL} = 3.0 mA |
| VOH | Output High Voltage | 3 | 2.4 | | delay | I _{OH} = -400 μA |
| Icc | Power Supply Current | 0 | | 600 | mA | T _A = 25°C |
| ILI _ | Input Leakage Current | 0 | | ±10 | μΑ | 0V ≤ V _{IN} ≤ V _{CC} |
| ILO | Output Leakage Current | 10 | | ±10 V6 | μΑ | 0.45V ≤ V _{OUT} ≤ V _{CC} |
| VCL sm r- | Clock Input High Voltage | 01 | -0.5 | +0.6 | scrivydela | 29 DEN read |
| V _{CH} | Clock Input High Voltage | 3 | 3.8 | V _{CC} +1.0 | nactye de | 30 DEN read |
| CIN | Capacitance of Inputs (All input except CLK) | 8 | | 10 Y | pF pF b eviloso | fc = 1 MHz |
| Co | Capacitance of I/O or outputs | | | 20 | pF | fc = 1 MHz |
| C _{CLK} | Capacitance of CLK Input | | | 12 | pF | f _c =1 MHz |



A.C. CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 10$ %)

80286 Timing Requirements basi mig-58 and begastage at 8508 and

| Symbol | Parameter | Juor | Min. | Max. | Units | Test Conditions |
|--------|---------------------------------|------|------|-------|-------|--|
| 1 | System clock period | | 62.5 | 250 | ns | |
| 2 | System clock low time | | 15 | 230 | ns | at .6 Volts |
| 3 | System clock high time | | 20 | 235 | ns | at 3.2 Volts |
| 4 | Asynchronous input setup time | | 20 | | ns | See note 1 |
| 5 | Asynchronous input hold time | | 20 | | ns | See note 1 |
| 6 | RESET setup time | | 20 | | ns | |
| 7 | RESET hold time | -,00 | 0 | MOUDE | ns | 1 |
| 8 | Read data in setup time | Ē | 10 | | ns | |
| 9 | Read data in hold time | 巨 | 5 | | ns | |
| 10 | READY setup time | Ę | 38.5 | | ns | |
| 11 | READY hold time | Ę | 25 | | ns | (20.32) |
| 12 | STATUS/PEACK valid delay | ğ | 0 | 40 | ns | ¥ 000. |
| 13 | Address valid delay | E | 0 | 60 | ns | (DE.0) |
| 14 | Write data valid delay | | 0 | 50 | ns | C _L = 100 pF ma: above self load |
| 15 | Address/Status/Data float delay | R | 0 | 60 | ns | above sell load |
| 16 | HLDA valid delay | | 0 | 60 | ns | |


82284 Timing Requirements

| Symbol | Parameter | Min. | Max. | Units | Test Conditions |
|--------|--|------|-------|-------|--|
| 17 | SRDY/SRDYEN setup time | 15 | (.45) | ns | |
| 18 | SRDY/SRDYEN hold time | 0 | | ns | |
| 19 | ARDY/ARDYEN setup time | 0 | ug/3 | ns | See note 1 |
| 20 | ARDY/ARDYEN hold time | 16 | OMETA | ns | See note 1. |
| 21 | PCLK delay has viso galls seeds a staint 2007 of | 1000 | 40 | ns | $C_L = 50 \text{ pF}$ $I_{OL} = 5 \text{ ma}$ $I_{OH} = -1 \text{ ma}$ |

NOTE 1: These times are given for testing purposes to assure a predetermined action.

| Symbol | Parameter | | | V 0905 ot 1 | Min. | Max. | Units | Test Conditions |
|--------|-----------------------|----------------------|-------|-------------|------|------|-------|---|
| 22 | CMDLY setup time | | | | 20 | | ns | |
| 23 | CMDLY hold time | ABW | 11000 | | 0 | | ns | Sympol Parame |
| 24 | Command delay | V _{CC} +0.5 | 2.0 | | 3 | 15 | ns | C _L = 300 pF max I _{OL} = 32 ma max I _{OH} = -5 ma max |
| 25 A | ALE active delay | | 2.4 | | 3 | 15 | ns | Hotal Output H |
| 26 | ALE inactive delay | 000 | | | 0 | 20 | ns | oc Power S |
| 27 | DT/R read active dela | y or = | | | 0 | 20 | ns | InputLe |
| 28 | DT/R read inactive de | lay or ± | | | 10 | 40 | ns | $C_L = 80 \text{ pF max}$ |
| 29 | DEN read active dela | y a.o.+ | -0.5 | | 10 | 50 | ns | $I_{OL} = 16 \text{ ma max}$ $I_{OH} = -1 \text{ ma max}$ |
| 30 | DEN read inactive de | lay | 3.8 | | 3 | 15 | v ns | OH - TIMA MA |
| 31 | DEN write active dela | у | | | 0 | 30 | ns | Capacita |
| 32 | DEN write inactive de | lay | | | 3 | 30 | ns | rugni IIA) |







163109

- These signals may not be driven by the 80286 during the time shown. The worst case in terms of latest fiest time is sho
 - 2. The data bus will be driven as shown if the last cycle before I, in the diagram was a write 1g.
 - The 50286 floats its status pine during T_H, external pullup resistors in 82266) happ these signals night
 - 4. For HOLD request set up to HLDA, refer to Figure 29.
 - . BITE and LOCK are driven at this time but will not become valid until Te
 - 3. The data bus will remain in 3-state OFF if a read cycle is performed.

WAVEFURMS (Continued)






NOTE 1: When RESET meets the setup time shown, the next CLK will start or repeat ϕ 2 of a processor cycle.

NOTES:

- PCLK indicates which processor cycle phase will occur on the next CLK. PCLK may not indicate the correct phase until the first bus cycle is performed.
- These inputs are asynchronous. The setup and hold times shown assure recognition for testing purposes.




NOTES:

- 1. These signals may not be driven by the 80286 during the time shown. The worst case in terms of latest float time is shown.
- 2. The data bus will be driven as shown if the last cycle before T₁ in the diagram was a write T₂.
- 3. The 80286 floats its status pins during T_H. External pullup resistors (in 82288) keep these signals high.
- 4. For HOLD request set up to HLDA, refer to Figure 29.
- 5. $\overline{\text{BHE}}$ and $\overline{\text{LOCK}}$ are driven at this time but will not become valid until Ts.
- 6. The data bus will remain in 3-state OFF if a read cycle is performed.



WAVEFORMS (Continued)




NOTES:

- 1. PEACK always goes active during the first bus operation of a processor extension data operand transfer sequence. The first bus operation will be either a memory read at operand address or I/O read at port address OOFA(H).
- 2. To prevent a second processor extension data operand transfer, the worst case maximum time (Shown above) is: $3X \underbrace{1 \underbrace{1}_{max}}_{max}$.

 $\underbrace{4}_{min.}$. The actual, configuration dependent, maximum time is: $3X \underbrace{1 \underbrace{1}_{max}}_{min.} + A \times 2 \times \underbrace{1}_{min.}$.

 A is the number of extra T_C states added to either the first or second bus operation of the processor extension data operand transfer sequence.



NOTES:

- 1. Setup time for RESET ∮ may be violated with the consideration that φ1 of the processor clock may begin one system CLK period later.
- 2. Setup and hold times for RESET v must be met for proper operation.
- 3. The data bus is only guaranteed to be in 3-state OFF at the time shown.




Figure 35. 80286 Instruction Format Examples

80286 INSTRUCTION SET SUMMARY Instruction Timing Notes

The instruction clock counts listed below establish the maximum execution rate of the 80286. With no delays in bus cycles, the actual clock count of an 80286 program will average 5% more than the calculated clock count, due to instruction sequences which execute faster than they can be fetched from memory.

To calculate elapsed times for instruction sequences, multiply the sum of all instruction clock counts, as listed in the table below, by the processor clock period. An 8 MHz processor clock has a clock period of 125 nanoseconds and requires an 80286 system clock (CLK input) of 16 MHz.

Instruction Clock Count Assumptions

- The instruction has been prefetched, decoded, and is ready for execution. Control transfer instruction clock counts include all time required to fetch, decode, and prepare the next instruction for execution.
- 2. Bus cycles do not require wait states.
- There are no processor extension data transfer or local bus HOLD requests.
- 4. No exceptions occur during instruction execution.

Instruction Set Summary Notes

Addressing displacements selected by the MOD field are not shown. If necessary they appear after the instruction fields shown.

Above/below refers to unsigned value Greater refers to positive signed value

Less refers to less positive (more negative) signed values

if d = 1 then to register; if d = 0 then from register

if w = 1 then word instruction; if w = 0 then byte instruction

if s = 0 then 16-bit immediate data form the operand

if s = 1 then an immediate data byte is sign-extended to form the 16-bit operand

- x don't care
- z used for string primitives for comparison with ZF FLAG

If two clock counts are given, the smaller refers to a register operand and the larger refers to a memory operand

- add one clock if offset calculation requires summing 3 elements
- n = number of times repeated
- m = number of bytes of code in next instruction

Level (L)—Lexical nesting level of the procedure



The following comments describe possible exceptions, side effects, and allowed usage for instructions in both operating modes of the 80286.

REAL ADDRESS MODE ONLY

- This is a protected mode instruction. Attempted execution in real address mode will result in an undefined opcode exception (6).
- A segment overrun exception (13) will occur if a word operand reference at offset FFFF(H) is attempted.
- This instruction may be executed in real address mode to initialize the CPU for protected mode.
- 4. The IOPL and NT fields will remain 0.
- Processor extension segment overrun interrupt (9) will occur if the operand exceeds the segment limit.

EITHER MODE

- An exception may occur, depending on the value of the operand.
- LOCK is automatically asserted regardless of the presence or absence of the LOCK instruction prefix.
- LOCK does not remain active between all operand transfers.

PROTECTED VIRTUAL ADDRESS MODE ONLY

- A general protection exception (13) will occur if the memory operand can not be used due to either a segment limit or access rights violation. If a stack segment limit is violated, a stack segment overrun exception (12) occurs.
- For segment load operations, the CPL, RPL, and DPL must agree with privilege rules to avoid an exception. The segment must be present to avoid a

- not-present exception (11). If the SS register is the destination, and a segment not-present violation occurs, a stack exception (12) occurs.
- All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK to maintain descriptor integrity in multiprocessor systems.
- JMP, CALL, INT, RET, IRET instructions referring to another code segment will cause a general protection exception (13) if any privilege rule is violated.
- 13. A general protection exception (13) occurs if CPL $\neq 0$.
- 14. A general protection exception (13) occurs if CPL > IOPL.
- 15. The IF field of the flag word is not updated if CPL > IOPL. The IOPL field is updated only if CPL = 0.
- 16. Any violation of privilege rules as applied to the selector operand do not cause a protection exception; rather, the instruction does not return a result and the zero flag is cleared.
- 17. If the starting address of the memory operand violates a segment limit, or an invalid access is attempted, a general protection exception (13) will occur before the ESC instruction is executed. A stack segment overrun exception (12) will occur if the stack limit is violated by the operand's starting address. If a segment limit is violated during an attempted data transfer then a processor extension segment overrun exception (9) occurs.
- The destination of an INT, JMP, CALL, RET or IRET instruction must be in the defined limit of a code segment or a general protection exception (13) will occur.



| egment not-present violer tion (12) occurs. In accesses in the lattron | rs, a stack excep | | | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode |
|--|--------------------|---|---|-------------------------|---|-------------------------|---|
| DATA TRANSFER MOV = Move: | ξ to maintain de | 1001 | ruction. Attempted ex- | tani abo | m befos | torq s a | 1. This |
| Register to Register/Memory | 1 0 0 0 1 0 0 w | mod reg r/m | will result in an unde- | 2,3* | 2,3* | 181 2 m | 9 |
| Register/memory to register | 1 0 0 0 1 0 1 w | mod reg r/m | | 2,5* | 2,5*(9 | 9002000 | 100.9 |
| Immediate to register/memory | 1 1 0 0 0 1 1 w | mod 0 0 0 r/m | data data if w = 1 | 2,3* | 2,3* | o laem | 000 9 S |
| Immediate to register | 1 0 1 1 w reg | data | data if w=10m sits at (H) 444 | 1102110 | ts 92 no | nd refe | opera |
| Memory to accumulator | 1 0 1 0 0 0 0 w | addr-low | addr-high had leed ni bette | exe5 ed | ven5 no | lou2 an | ei 9 .8 |
| Accumulator to memory | 1 0 1 0 0 0 1 w | addr-low | addr-high ellom betoetoro | of 3 90 | erlisesii | sitir2 of | 9009 |
| Register/memory to segment register | 10001110 | mod 0 reg r/m | emain 0. | 2,5* | 17,19* | ns 290 | 9,10,11 |
| Segment register to register/memory | 1 0 0 0 1 1 0 0 | mod 0 reg r/m | | 2,3* | 2,3* | (9 12 32 | 5. Poce |
| PUSH = Push: 1 al blow psi | IF field of the | 15. The | eds the segment limit. | eaxe bo | 61600 6 | scur if th | |
| Memory is bout at bleft 190 | | mod 1 1 0 r/m | | 5* | 5* | 2 | 9 |
| Register | 0 1 0 1 0 reg | CPL | | 3 | 3 | The state of | 9 9 |
| Segment register segment app | | | | 19 h3 11 m | 00 3 m | 1001200 | 9 8 |
| Immediate | 011010s0 | data | data if s = 0 | 3 | 3 | 2 | 9 |
| does not return a result i | | eritar | rted requireless of the | oaan vi | soitsmo | tus aut | ESTATE A |
| PUSHA = Push Ali | 01100000 | And Office and occurs | | 17 | 17 | 2 | 9 |
| briggero viomem artito | starting address | antil All | | | | | |
| POP = Pop: | 11 0 0 0 1 1 1 1 1 | | | Altois mil | 5* | 1 3800 | BOOL .6 |
| Memory | | mod 0 0 0 r/m | | | 5 | 219 | 9 |
| Register | 0 1 0 1 1 reg | OCCUE | SS MODE ONLY | S S | 20 | 2 2 | 9.10.11 |
| Segment register | 0 0 0 reg 1 1 1 | (reg ≠ 01) | | | | | |
| enthe militerebusien | | a Hmil | entiti succe liw (61) no | | tection | eral pro | asp A .e |
| POPA = Pop All | 01100001 | 000000000000000000000000000000000000000 | | 19 | 19 | 2 | 9 |
| XCHG = Exchange: | er then a proces | IRUBAI | is violation. If a stack tack segment overrun | ess right | OF SCO | imii ins | mges segm |
| Register/memory with register | 1 0 0 0 0 1 1 w | mod reg r/m | | 3,5* | 3,5* | 2,7 | 7,9 |
| Register with accumulator | 1 0 0 1 0 reg | 18. The d | | 3 |) OCCUTS | | |
| IN = Input from: | instruction mus | Tari | s, the CPL, RPL, and | | load og | inemps | D. Por s |
| Fixed port | 1 1 1 0 0 1 0 w | port | | 5 | ritiw ee | nust ag | 14 |
| Variable port | 1 1 1 0 1 1 0 w | | be present to avoid a | 5 | 5 | n. The | 14 |
| OUT = Output to: | | | | | | | |
| Fixed port | 1 1 1 0 0 1 1 w | port | | 3 | 3 | | 14 |
| Variable port | 1 1 1 0 1 1 1 w | | | 3 | 3 | | 14 |
| XLAT = Translate byte to AL | 1 1 0 1 0 1 1 1 | | | 5 | 5 | | 9 |
| LEA = Load EA to register | 1 0 0 0 1 1 0 1 | mod reg r/m | | 3* | 3* | | |
| LDS = Load pointer to DS | 1 1 0 0 0 1 0 1 | mod reg r/m | (mod ≠ 11) | 7* | 21* | 2 | 9,10,11 |
| LES = Load pointer to ES | 1 1 0 0 0 1 0 0 | mod reg r/m | (mod ≠ 11) | 7* | 21* | 2 | 9,10,11 |
| LAHF = Load AH with flags | 10011111 | No. | | 2 | 2 | | |
| SAHF = Store AH into flags | 1 0 0 1 1 1 1 0 | | | 2 | 2 | | |
| PUSHF = Push flags | 1 0 0 1 1 1 0 0 | | | 3 | 3 | 2 | 9 |
| POPF = Pop flags | 1 0 0 1 1 1 0 1 | | | 5 | 5 | 2.4 | 9.15 |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.



| COUNT COMMENTS | 10013 | | | CLOCK | COUNT | COM | MENTS |
|--|--|-----------------|-------------------|-------------------------|---|---------------------------|---|
| betested Protected Protect | FORMAT | | YA | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode |
| ARITHMETIC | | | | | :(1 | eunitrea) | ITEMATIN |
| ADD = Add: | 0 0 0 0 0 0 d w mod reg r/m | m/a fiff | 1011 w mod | 2.7* | 2,7* | ir divide (s) | genti g Vii |
| Reg/memory with register to either | | dete I | d-4- if 01 | | 1 | 0. | La tonethe |
| Immediate to register/memory | 1 0 0 0 0 0 s w mod 0 0 0 r/m | data | data if s w = 01 | 3,7* | 3,7* | 2 0 | oW-vi9ilge v6-vions |
| Immediate to accumulator | 0 0 0 0 0 1 0 w data | data if w = 1 | | 3 | 3 | | emory-We |
| ADC = Add with carry: | 86 | 010101 | 101001001 | 111 | nultiply | not taulibs | UN - ASCI |
| Reg/memory with register to either | 0 0 0 1 0 0 d w mod reg r/m | | 10101 000 | 2,7* | 2,7*biv | prof 2ujbs | DEASON |
| Immediate to register/memory | 1 0 0 0 0 0 s w mod 0 1 0 r/m | data | data if s w = 01 | 3,7* | 3,7* bio | of s2d he | med 9W |
| Immediate to accumulator | 0 0 0 1 0 1 0 w data | data if w = 1 | 110011 | 0 3 | brow3iduol | of blow he | moD = Øl |
| INC = Increment: | | | | | | | 318 |
| Register/memory | 1 1 1 1 1 1 1 w mod 0 0 0 r/m | | | 2,7* | 2,7* | 2 141 | stale 9/1 |
| Register | 0 1 0 0 0 reg | mia TIT b | 1000 w mo | 2 | 2 | nony by 1 | gister/Me |
| 5+q,8+p* 2 9 | 'a = 1.1. d | | | 111 | | nory by CL | gister/Me |
| SUB = Subtract: Reg/memory and register to either | 0 0 1 0 1 0 d w mod reg r/m | | | 2,7* | 2,7* | 2 | 9 |
| Immediate from register/memory | 1 0 0 0 0 0 s w mod 1 0 1 r/m | data | data if s w = 0 1 | 3,7* | 3,7* | 2 | 9 |
| Immediate from accumulator | 0 0 1 0 1 1 0 w data | data if w = 100 | data ii 5 w = 0 i | 3 | 3 | - | |
| | O O T O T T O W Gata | AUR U I U | | | | | |
| SBB = Subtract with borrow: | 0.001101 | | | 0.7* | 0.7* | | |
| Reg/memory and register to either | 0 0 0 1 1 0 d w mod reg r/m | NHG TOT | 11. 11. 01. | 2,7* | 2,7* | 2 | 9 |
| Immediate from register/memory | 1 0 0 0 0 0 s w mod 0 1 1 r/m | data | data if s w = 0 1 | 3,7* | 3,7* | 2 | 9 |
| Immediate from accumulator | 0 0 0 1 1 1 0 w data | data if w = 1 | 1010 W b 0 0 0 | 3 | 3 redtie of r | and regist | ibna = 01 nomemo |
| DEC = Decrement: | The second second | | | 0.1 | vanno | - vatelean | t eta/pam |
| Register/memory | 1 1 1 1 1 1 w mod 0 0 1 r/m | data da | Iworos | 2,7* | 2,7* | 2 | 9 |
| Register | 0 1 0 0 1 reg | | 122 | 2 | 2 | | |
| CMP = Compare: | 72.0 | | 0010w mor | I D E | ags, no rosa | et nottonu en bna voor | bnā =18 |
| Register/memory with register | 0 0 1 1 1 0 1 w mod reg r/m | | | 2,6* | 2,6* | 2 | 9 |
| Register with register/memory | 0 0 1 1 1 0 0 w mod reg r/m | | Void 1 W 1 1 V 1 | 2,7* | 2,7* | 2 | 9 |
| Immediate with register/memory | 1 0 0 0 0 0 s w mod 1 1 1 r/m | data | data if s w = 0 1 | 3,6* | 3,6* | 2 | 9 |
| Immediate with accumulator | 0 0 1 1 1 1 0 w data | data if w = 1 | | 3 | 3 | | 70=1 |
| NEG = Change sign | 1 1 1 1 0 1 1 w mod 0 1 1 r/m | | on wboto | 2 | 107-011 | dsibe 5 pue | 7 |
| AAA = ASCII adjust for add | 0 0 1 1 0 1 1 1 | | | 3 | 3 1000 | registerm | a etalbom |
| DAA = Decimal adjust for add | 0 0 1 0 0 1 1 1 1 F = w 11 659 | data de | 0110 w | 0 3 | 3 | accumulat | s staluem |
| AAS = ASCII adjust for subtract | 0 0 1 1 1 1 1 1 | | | 3 | 3 | ne evis | stanii = fil |
| DAS = Decimal adjust for subtract | 0 0 1 0 1 1 1 1 | | | 0 3 | 1973 of 1 | daiger bas | nomem\g |
| 3,7" (hereisen) deleted | [1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | ma 011 | 0 0 0 0 w j mod | 101 | ynony | m\nstaigs1 | d otsidemi |
| MUL = Multiply (unsigned): Register-Byte | 1 1 1 1 0 1 1 w mod 1 0 0 r/m | sb datab | | 0 13 | 13 | accumulat | nediate t |
| Register-Word 5 | 202 | | 1011w mod | 21 | 21700 | in natelgar | navni – Ti |
| Memory-Byte Memory-Word | | | | 16* 24* | 16* 24* | 2 2 | 9 |
| monory-word | | | | 24 | 24 | I PULKTROI | Contract Contract |
| IMUL = Integer multiply (signed): | 1 1 1 1 0 1 1 w mod 1 0 1 r/m | | 0010w | 1.0 | | e byte/wor | |
| Register-Byte Register-Word | | | 0011w | 13 21 | 13 21 | spare bytev | 103 = 001 |
| Memory-Byte | 7 | | | 16* | 16* | brow 2 hyd | |
| Memory-Word | | | 0110 w | 24* | 24* | 2 | 9 |
| IMUL = Integer immediate multiply (signed) | 0 1 1 0 1 0 s 1 mod reg r/m | data | data if s = 0 | 21,24* | 21,24* | 2 | 9 |
| DIV = Divide (unsigned): | 1 1 1 1 0 1 1 w mod 1 1 0 r/m | | | 7.0 | | north and | 50-21 |
| Register-Byte | and the property of the second second | | | 14 | 14 | 6 | 6 |
| Register-Word Memory-Byte | 88 microsystems. | einiAPX 86, | | 17* | 22 17* | 2,6 | 6,9 |
| Memory-Word | | | | 25* | 25* | 2,6 | 6,9 |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.



| COUNT COMMENTS | | | | CLOCK | COUNT | COMI | MENTS |
|--|--|---------------|---------------|-------------------------|---|-------------------------|---|
| FUNCTION COMMAND COMMA | FORMAT | | 7.8 | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode |
| ARITHMETIC (Continued): | | | | | | | RESIDENCE IN |
| IDIV = Integer divide (signed): | 1 1 1 1 0 1 1 w mod 1 1 1 r/m | m\1 ge1 bom | [w b 0 0 0 | 0.0 | nert(ip.of ne | ologo elitur i | SSA = GG/ TOTTOR QSF |
| Register-Byte Register-Word | The state of the s | | | 17 25 | 17 25 | 6 | 6 |
| Memory Pute | to we we were the total | | [w0100 | 20* | 20* | 2,6 | 6,9 |
| Memory-Word | L. L | RIND | I W O I V V | 28* | 28* | 2,6 | 6,9 |
| AAM = ASCII adjust for multiply | 1 1 0 1 0 1 0 0 0 0 0 0 1 0 1 0 | | | 16 | 16 | | DDA = DO |
| AAD = ASCII adjust for divide 7.5 | 131010101 00001010 | | 100dw | 0 14 | | | |
| CBW = Convert byte to word | 1 0 0 1 10 0 0 | | | 0 2 | - | | d ersibernm |
| CWD = Convert word to double word | 1 0 0 1 1 0 0 1 | etsb | 1010 w l | 0 2 | 2 10 | Islumuoos | mmediate to |
| LOGIC Shift/Rotate Instructions: | | | witti | | | | etosi = 39 envetalgel |
| Register/Memory by 1 | 1 1 0 1 0 0 0 w mod TTT r/m | and warming | | 2,7* | 2.7* | 2 | 9 |
| Register/Memory by CL | 1 1 0 1 0 0 1 w mod TTT r/m | | gar 0 0 | 5+n,8+n* | 5+n,8+n* | 2 | 9 |
| Register/Memory by Count | | ount | | 5+n,8+n* | 5+n,8+n* | 2 | 9 |
| | TE 10 = w a fi steb TTT Instruction | mod 1 0 1 r/m | 74 0000 | 0 0 | - Igitalo or it | entrione me | narredista ti |
| | 0 0 0 ROL | | 000sw[| 0.01 | inemory. | | it etalberen |
| | 0 0 1 ROR 0 1 0 RCL | ajab | | 0 0] | Total | impose am | |
| | 0 1 1 RCR 1 0 0 SHL/SAL | | | and the same of | 19979 | | 188 = 3ubi |
| 2.7. 2 8 | 1 0 1 SHR 1 1 1 SAR | | w b 0 i 1 | 000 | | and regist | |
| 3,7" 2 8 | data data if s w = 0.1 3,7° | | | 1 0 0 | rinamony | igtaigs) mo | |
| AND = And: | Sutaif w=1 | dala | 1110W | 2.7* | 0.71 | musas mo | f en lbema |
| Reg/memory and register to either | 0 0 1 0 0 0 d w mod reg r/m | | d-4-14 4 | | 2,7* | 2 | nex0 = 031 |
| Immediate to register/memory Immediate to accumulator | | data | data if w = 1 | 3,7* | 3,7* | Z VIOU | emvolaiget |
| Illimediate to accumulator | 0 0 1 0 0 1 0 w data data | if w = 1 | 0 1 reg | -3 | 3 | | tegister |
| TEST = And function to flags, no resul | | | | | | 18168 | 9 |
| Register/memory and register | 1 0 0 0 0 1 0 w mod reg r/m | min gen hom | 141014 | 2,6* | 2,6* | J. LUSSA ASOST | umysisige) |
| Immediate data and register/memory | | data | data if w = 1 | 3,6* | 3,6* | 2 | tilw resign |
| Immediate data and accumulator | 1 0 1 0 1 0 0 w data data | if w = 1 | | 3 | 3 memory | nh register | w sta bomm |
| OR = Or: | data if w = 1 | | 1110w | 0 0 | ator | ilth accumu | w eta brimm |
| Reg/memory and register to either | 0 0 0 0 1 0 d w mod reg r/m | mod 0.11 mm | witer | 2,7* | 2,7* | 2 | neno 9 nen |
| Immediate to register/memory | | data | data if w = 1 | 3,7* | 3,7* 65 | 101 2 ₁₁₀₅ | AL P ASCIT |
| Immediate to accumulator | 0 0 0 0 1 1 0 w data data | if w = 1 | | 0 3 | 3 phs 1 | of teujos la | niae D = AA |
| XOR = Exclusive or: | | | 11111 | 0.0 | tognide | adjust for s | AS - ASCH |
| Reg/memory and register to either | 0 0 1 1 0 0 d w mod reg r/m | | | 2,7* | 2,7*021 | of tel 20 a lor | niced 9 84 |
| Immediate to register/memory | 1 0 0 0 0 0 0 w mod 1 1 0 r/m | data | data if w = 1 | 3,7* | 3,7* | 2 | 9 |
| Immediate to accumulator | 0 0 1 1 0 1 0 w data data | if w = 1 | IMITUT | 3 | 3 | ingramu) yiqi fi | |
| NOT = Invert register/memory | 1 1 1 1 0 1 1 w mod 0 1 0 r/m | | | 2,7* | 2,7* | 2 5 | W-119 201 |
| | | | | | | Bi bis | |
| STRING MANIPULATION: | | | | | | | |
| MOVS = Move byte/word | 1 0 1 0 0 1 0 w | mod 101 mm | wiror | 5 | (151018) | 10111211101 | 9 11 |
| CMPS = Compare byte/word | 1 0 1 0 0 1 1 w | | | 8 | 8 | 2 | leg e en Byd |
| SCAS = Scan byte/word | 1. 0 1 0 1 1 1 w | | | 7 | 7 | 2 | Vd-Vagash |
| LODS = Load byte/wd to AL/AX | 1 0 1 0 1 1 0 w | | | 5 | 5 | 2 | 9 |
| STOS = Stor byte/wd from AL/A | 1 0 1 0 1 0 1 w | | | 3 | 3 | 2 | 9 |
| INS = Input byte/wd from DX port | 0 1 1 0 1 1 0 w | Partie Cal | | 5 | 5 | 2 | 9.14 |
| OUTS = Output byte/wd to DX port | 0 1 1 0 1 1 1 W | | | 5 | 5 | 2 | 9.14 |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems.



| Real Protected | 130002 | M0010 | | | | CLOCK | COUNT | COM | MENTS |
|--|--|--|--|--|---|---|--|--|--|
| FUNCTION SSUPPLIA | Protected Victual Address Niede | FORMAT | | | | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode |
| STRING MANIPULATION (| Continued): | | | | | | :(lawelh | OD) HEREN | ART JORTH |
| Repeated by count in CX | 7+m or 3 | 11110010 | 1010010w | qaib | 10010 | 5 + 4n | 5 + 4n | 2 | s no grave = \$15) |
| MOVS = Move string | | (TITLE TITL | | dsp | 11001 | 5+9n | 5 + 9n | 2,8 | 8,9 |
| CMPS = Compare string | 7 + m or 3 | E MATTER STATE OF THE STATE OF | 1010011 w | qalb | 10111 | 5+8n | 5 + 8n | 2,8 | 8,9 |
| SCAS = Scan string | 7+mor3 | 1 | 1010111 w | dalb | 0010 | 10 111 | EUDB 10 8908 | 2,8 | 8,9 |
| ODS = Load string | 7 + m or 3 | 8 22 22 22 22 23 | 1010110w | delp | 0110[| 5 + 4n | 5 + 4n | 2,8 | 8,9 |
| STOS = Store string | 7 + m or 3 | | 1010101w | disp | Torot | 4+3n | 4 + 3n | a Musmyloso o | 10mml 396 |
| NS = Input string | | | 0110110w | 1000 | | 5+4n | 5+4n | 2 | 9,14 |
| OUTS = Output string | e diministra | 11110010 | 0110111 w | 9 940 | 10001 | 5+4n | 5+4n | 2 | 9,14 |
| CONTROL TRANSFER | 7+mor3 | 7+m or 3 | | galb | 11010 | [0 11] | 035.5 | misupe ton na | mmt = 3346A5 |
| 81 | 7+mor3 | 7+0003 | | gaib | 11011 | 1011 | isupe to refu | on not less on | mut = 304V |
| CALL = Call: Direct within segment | | 11101000 | disp-low | disp-high | ITTI | 7+m | 7+m | 10 22 20 100 | mul = 18 3. |
| 01 | 7 + m or 3 | ET 111111 | mod 0 1 0 r/m | disp-riigii gaib | 0011 | 7+m,11+m* | 7+m,11+m* | 2,8 | 8,9,18 |
| Register/memory ndirect within segment | | Z+max3 | 11100 0 1 0 1/111 | neity | 01111 | 1011 | swidthups: | o woled her no | reel = AL\31 |
| Direct intersegment | 7 + m or 3 | 1 0 0 1 1 0 1 0 | | nt offset | 1011 | 13 + m | 26 + m | 2 regined for no o | 11,12,18 |
| 81 | Z+mar3 | 7+0.063 | segmer | t selector | 11000 | 1101 | | wolfreyo i | n no ampl — E |
| Protected Mode Only (Dir Via call gate to same pri | | nent): | | geib | 1001 | 110 | 41 + m | ngia | 8,11,12, |
| Via call gate to different | | I, no parameters | | qslb | 00101 | 1111 | 82 + m | lines | 8,11,12, |
| Via call gate to different | privilege leve | I, x parameters | | geib | 11000 | | 86 + 4x + m 177 + m | stirw goo.) = | 8,11,12,1 |
| Via TSS Via task gate | \$10 m + 8 | Amm +R | | disp | 10000 | 1111 | 182 + m | wood = 700 | 8,11,12, |
| Indirect intersegment | ≥ 10 m + 8 | M 1911111 | mod 0 1 1 r/m | (mod ≠ 11) ^{(gaib} | | 16+m | 29 + m* | 2 | 8,9,11,12 |
| Via call gate to same pri | privilege leve | l, no parameters | | | | | 44 + m* 83 + m* | Suga305 | |
| Via call gate to different Via call gate to different Via TSS Via task gate | | | | | | | | Subusini Santode | 8,9,11,12, 8,9,11,12, 8,9,11,12, 8,9,11,12, 8,9,11,12, |
| Via call gate to different Via call gate to different Via TSS Via task gate | privilege leve | | | | | | 83 + m* 90 + 4x + m* 180 + m* | Providuos | 8,9,11,12, 8,9,11,12, 8,9,11,12, 8,9,11,12 |
| Via call gate to different Via call gate to different Via TSS | privilege leve | | disp-low | gov | 11011 | 7+ m | 83 + m* 90 + 4x + m* 180 + m* | 5. 150 VIS | 8,9,11,12, 8,9,11,12, 8,9,11,12, |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long | privilege leve | I, x parameters | disp-low disp-low | gayt disp-high | processors and an ex- | | 83 + m* 90 + 4x + m* 180 + m* 185 + m* | s spokes | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 |
| Via call gate to different Via call gate to different Via TSS Via task gate JIMP = Unconditional jum Short/long Direct within segment | privilege leve | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | The second secon | 1101 | 7+m | 83+m* 90+4x+m* 180+m* 185+m* | the local fine work of | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18,9,11,12 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect | privilege leve | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m | disp-high | 1100] | 7+ m 7+ m 7+ m,11+ m* | 83+m* 90+4x+m* 180+m* 185+m* 7+m 7+m,11+m* | | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 18 18 9,18 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect | privilege leve p: within segme | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme | disp-high disp-high | 1100] | 7+ m 7+ m 7+ m,11+ m* | 83+m* 90+4x+m* 180+m* 185+m* 7+_m 7+m 7+m,11+m* | who kna | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 18 18 9,18 |
| Via call gate to different Via call gate to different Via TSS Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment | privilege leve | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme | disp-high | 1110 | 7+m 7+m 7+m,11+m* 11+m level opel | 83+m* 90+4x+m* 180+m* 185+m* 7+_m 7+m 7+m,11+m* | le Bely: or trap gati | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri | privilege leve p: within segme m + 0 | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme | disp-high disp-high | 1110 | 7+m 7+m 7+m,11+m* 11+m level opel | 83+m* 90+4x+m* 180+m* 180+m* 185+m* 7+_m 7+m 7+m,11+m* 23+m 38+m | le Bely: or trap gati | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 11,12,11 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Protected Mode Only (Dir | privilege leve p: within segme | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme | disp-high disp-high | 1110 | 7+m 7+m 7+m,11+m* 11+m level opel | 83+m* 90+4x+m* 180+m* 185+m* 7+m 7+m,11+m* 23+m | le Bely: or trap gati | 8,9,11,12, 8,9,11,12, 8,9,11,12, 8,9,11,12, 18,9,11,12, 18,9,18, 11,12,18, 8,11,12,1, 8,11,12,1, |
| Via call gate to different Via call gate to different Via TSS Via TSS Via task gate IMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Via call gate to same pri Via TSS Via task gate | p: within segments ect intersegre | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme | disp-high disp-high | 1100] | 7+m 7+m,11+m* 11+m layel opel | 83+m* 90+4x+m* 180+m* 185+m* 7+_gn 7+m 7+m,11+m* 23+m 175+m | ie Only: or trap gat or trap gat | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,11,12, |
| Via call gate to different Via call gate to different Via TSS Via TSS Via task gate IMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Via call gate to same pri Via TSS Via task gate Indirect intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Indirect intersegment | p: within segme the second of | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segment segment | disp-high int offset at selector | 1100] | 7+m 7+m,11+m* 11+m | 83+m* 90.44x* 180+m* 180+m* 185+m* 7+_gn 7+ m 7+ m,11+m* 23+ m 175+m 180+m* | le Only: or trap gat or trap gat t trap gat of return le Ogly: | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,11,12, |
| Via call gate to different Via call gate to different Via call gate to different Via TSS Via task gate IMP = Unconditional jum short/long Direct within segment degister/memory indirect Direct intersegment Via call gate to same pri Via TSS Via task gate Indirect intersegment Via call gate to same pri | p: within segme the second of | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segment segment | disp-high int offset at selector | 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 7+m 7+m,11+m* 11+m | 83+m* 90-44x+m* 180+m* 180+m* 7+_m 7+m,11+m* 23+m 38+m 175+m 180+m* 41+m* | le Only: or trap gat or trap gat trap g | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,11,12, 8,11,12, 8,11,12, |
| Via call gate to different Via call gate to different Via call gate to different Via TSS Via task gate IMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Via call gate to same pri Via TSS Via task gate Protected Mode Only (Ind Via call gate to same pri Via TSS | p: within segme the second of | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segment segment | disp-high int offset it selector (mod ≠ 11) | 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 7+m 7+m,11+m* 11+m | 83+m* 90.44x* 180+m* 180+m* 185+m* 7+_gn 7+ m 7+ m,11+m* 23+ m 175+m 180+m* | le Only: or trap gat or trap gat trap g | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,11,12, 8,9,11,12 |
| Via call gate to different Via call gate to different Via call gate to different Via TSS Via task gate MP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Indirect intersegment Protected Mode Only (Ind Via call gate to same pri Via TSS Via task gate Via call gate to same pri Via TSS Via task gate Via task gate | p: within segme the section of the segment of the section of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segment segment | disp-high int offset it selector (mod ≠ 11) | 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 7+m 7+m,11+m* 11+m | 83+m* 90-44x+m* 180+m* 180+m* 185+m* 7+_gn 7+m 7+m,11+m* 23+m 38+m 175+m 180+m 26+m* | le Only: or trap gat or trap gat trap g | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,11,12, 8,9,11,12 |
| Via call gate to different Via call gate to different Via call gate to different Via TSS Via task gate IMP = Unconditional jum short/long Direct within segment degister/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate ndirect intersegment Protected Mode Only (Ind Via call gate to same pri Via TSS Via task gate RET = Return from CALL RET = Return from CALL | p: within segme the section of the segment of the section of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segmer segmer mod 1 0 1 r/m | disp-high int offset it selector (mod ≠ 11) | 11100 July 1111 | 7+m 7+m,11+m 11+m 11+m 1000 opel 1 opel ving 3 | 83+m* 90-44x+m* 180+m* 180+m* 7+_m 7+m,11+m* 23+m 38+m 175+m 180+m* 41+m* 178+m* 183+m* | ie Dnly: or trap gat or trap gat trap g | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 9,18 11,12,1 8,11,12, 8,11,12, 8,11,12, 8,9,11,12 8,9,11,12 |
| Via call gate to different Via call gate to different Via call gate to different Via TSS Via TSS Via task gate IMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Protected Mode Only (Ind Via call gate to same pri Via TSS Via task gate RET = Return from CALL Within segment | p: within segme the section of the segment of the section of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme segmen mod 1 0 1 r/m | disp-high int offset it selector (mod ≠ 11) | 11100 July 1111 | 7+m 7+m,11+m* 11+m 15+m* | 83+m* 90-44x+m* 180+m* 180+m* 7+_gn 7+m 7+m,11+m* 23+m 38+m 175+m 180+m 26+m* 41+m* 178+m* 183+m* | te Drily: or trap gat or trap gat or trap gat or trap gat or tratum is 02 ly: ask (NT = 1 | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 18 18,9,18 11,12,1 8,11,12, 8,11,12, 8,11,12 8,9,11,12 8,9,11,12 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Indirect intersegment Protected Mode Only (Ind Via call gate to same pri Via call gate to same pri Via call gate to same pri Via atsk gate RET = Return from CALL Within segment Within seg adding immed | p: within segme the section of the segment of the section of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segmer segmer mod 1 0 1 r/m | disp-high int offset it selector (mod ≠ 11) | 11100 July 1111 | 7+m 7+m,11+m* 11+m 15+m* | 83+m* 90-44x+m* 180+m* 180+m* 7+_gn 7+m 7+m,11+m* 23+m 38+m 175+m 180+m 26+m* 41+m* 178+m* 183+m* 11+m 11+m | mutar la de la dela de | 8,9,11,12, 8,9,11,12, 8,9,11,12, 18 18 9,18 11,12,16 8,11,12, 8,11,12, 8,9,11 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Indirect intersegment Protected Mode Only (Ind Via call gate to same pri Via call gate to same pri Via atsk gate RET = Return from CALL Within segment Within seg adding immed Intersegment | p: within segme the section of the segment of the section of the segment of the section of the segment of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme segmen mod 1 0 1 r/m mod 1 0 1 r/m data-low | disp-high | 11100 July 1111 | 7+m 7+m,11+m* 11+m 15+m* | 83+m* 90-44x+m* 180+m* 180+m* 7+_gn 7+m 7+m,11+m* 23+m 38+m 175+m 180+m 26+m* 41+m* 178+m* 183+m* | rying at the gard of the gard | 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 18 11,12,11 8,11,12,11 8,11,12,11 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 8,9,11,12 |
| Via call gate to different Via call gate to different Via TSS Via task gate JMP = Unconditional jum Short/long Direct within segment Register/memory indirect Direct intersegment Protected Mode Only (Dir Via call gate to same pri Via TSS Via task gate Indirect intersegment Protected Mode Only (Ind Via call gate to same pri Via TSS | p: within segme the section of the segment of the section of the segment of the section of the segment of the s | 1 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | disp-low mod 1 0 0 r/m segme segmen mod 1 0 1 r/m | disp-high int offset it selector (mod ≠ 11) | 11100 July 1111 | 7+m 7+m,11+m* 11+m 15+m* | 83+m* 90-44x+m* 180+m* 180+m* 7+_gn 7+m 7+m,11+m* 23+m 38+m 175+m 180+m 26+m* 41+m* 178+m* 183+m* 11+m 11+m | mutar la de la dela de | 8,9,11,12, 8,9,11,12, 8,9,11,12, 18 18 19,18 11,12,16 8,11,12,1 8,11,12,1 8,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 8,9,11,12,1 |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

| | 130.10 | | | | | | COUNT | | MENTS |
|---|---|----------------|--|--|----------------|---|--|---|--|
| FUNCTION Should be should | FORMAT | | | | | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode |
| ONTROL TRANSFER (Continued): | | | | | | | (barnined): | MORTAJU | BIN'S WY'S ARE |
| IE/JZ = Jump on equal/zero | 0 1 1 1 0 1 0 0 | disp | 1 | | 0016 | 7+mor3 | 7+m or 3 | X3 ni thu | 18 |
| IL/JNGE = Jump on less/not greater or equal | 0 1 1 1 1 1 0 0 | disp | 1 1 1 1 1 | | | 7+mor3 | 7+m or 3 | gnnta | 10 |
| ILE/JNG = Jump on less or equal/not greater | 0 1 1 1 1 1 1 0 | disp | WII | 00101 | | 7+mor3 | 7+mor3 | gnitta eta | 10 |
| IB/JNAE = Jump on below/not above or equal | 0 1 1 1 0 0 1 0 | disp | W C I | | | 7+mor3 | 7+mor3 | ning | 19 |
| IBE/JNA = Jump on below or equal/not above | 0 1 1 1 0 1 1 0 | disp | W 0 1 | 10101 | | 7+mor3 | 7+mor3 | gning | 18 |
| IP/JPE = Jump on parity/parity even | 0 1 1 1 1 0 1 0 | disp | [wito | | | 7+mor3 | 7+mor3 | gnnz | 18 |
| IO = Jump on overflow | 01110000 | disp | 1 | | | 7+mor3 | 7+mor3 | | 18 |
| IS = Jump on sign | 0 1 1 1 1 0 0 0 | disp | TO DEED | | | 7+mor3 | 7+mor3 | CONTRACTOR OF THE PARTY OF THE | 18 |
| INE/JNZ = Jump on not equal/not zero | 0 1 1 1 0 1 0 1 | disp | i | | | 7+mor3 | | | 40 |
| INL/JGE = Jump on not less/greater or equal | 0 1 1 1 1 1 0 1 | disp | 1 | | | 7+mor3 | 7+mor3 | REFER | 18 |
| | 0 1 1 1 1 1 1 1 | disp | | | | 7+mor3 | 7+mor3 | | 10 |
| JNLE/JG = Jump on not less or equal/greater | | | 7 | | | 7+mor3 | 7+mor3 | memp | 18 |
| JNB/JAE = Jump on not below/above or equal | 0 1 1 1 0 0 1 1 | disp | 13/1 | mod 0.1 0 | | | | ry regment | 18 |
| JNBE/JA = Jump on not below or equal/above | 0 1 1 1 0 1 1 1 | disp | segment offset | | 1010 | 7+mor3 | 7+mor3 | tnent | 18 |
| JNP/JPO = Jump on not par/par odd | 0 1 1 1 1 0 1 1 | disp | retoeles friemge: | | | 7+mor3 | 7+mor3 | | |
| JNO = Jump on not overflow | 0 1 1 1 0 0 0 1 | disp | 1 | | | 7+mor3 | 7+mor3 | e Only (Die | 10 |
| JNS = Jump on not sign | 0 1 1 1 1 0 0 1 | disp | _ | | med | 7 + m or 3 | 7+mor3 | ing same pri Inerettib e | |
| LOOP = Loop CX times | 1 1 1 0 0 0 1 0 | disp | _ | | 101S | 8+m or 4 | 8 + m or 4 | to different | |
| LOOPZ/LOOPE = Loop while zero/equal | 1 1 1 0 0 0 0 1 | disp | | | | 8+m or 4 | 8+mor4 | | 661.111 |
| LOOPNZ/LOOPNE = Loop while not zero/equal | 1 1 1 0 0 0 0 0 | disp | | | | 8+mor4 | 8 + m or 4 | | dsg :18 s |
| JCXZ = Jump on CX zero | 1 1 1 0 0 0 1 1 | disp 🚌 😓 | iom) [min | | | 8+mor4 | 8 + m or 4 | inemg | 18 |
| ENTER = Enter Procedure | 11001000 | deter ferre | | | er sezesanes i | diam. | social total | and wind a | -14 |
| | | data-low | data-high | REAL PROPERTY. | | | | 2,8 | 80 |
| | | Oata-IOW | data-high | | | 11 | 11 | 2,8 2,8 | 8,9 8,9 |
| | | data-low | data-high | | | 15 | 11 15 16+4(L-1) | 2,8 2,8 | 8,9 8,9 |
| L=0 | 11001001 | Oata-low | data-high | | | | 15 | 2,8 | 8,9 |
| L=1 L>1 LEAVE = Leave Procedure | | Oata-IOW | data-high | | | 15 16+4(L-1) | 15 16+4(L-1) | 2,8 2,8 2,8 | 8,9 8,9 8,9 |
| L=1 L>1 LEAVE = Leave Procedure | [1 1001001] | | | disp-ior | 1011 | 15 16+4(L-1) 5 | 15 16+4(L-1) | 2,8 2,8 | 8,9 8,9 8,9 |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified | 1 1001001 | type | | | | 15 16+4(L-1) 5 | 15 16+4(L-1) | 2,8 2,8 2,8 2,7,8 | 8,9 8,9 8,9 mossy = 4 Lgnoth |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 381 Type 381 | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 | | gab w | | | 15 16+4(L-1) 5 23+m 23+m | 15 16+4(L-1) | 2,8 2,8 2,8 2,7,8 2,7,8 | 8,9 8,9 8,9 E. Lacon Chong |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified | 1 1001001 | type | gab w | | | 15 16+4(L-1) 5 23 + m 23 + m 24+mor3 (3ifno | 15 16+4(L-1) 5 | 2,8 2,8 2,8 2,7,8 | 8,9 8,9 |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 m+ If | type | gab w | | | 15 16+4(L-1) 5 23+m 23+m 24+mor3 | 15 16+4(L-1) 5 (3 if no interrupt) | 2,8 2,8 2,8 2,7,8 2,7,8 | e,8 e,8 e,8 e,8 e,8 e,8 extworing extworing extworing extworing extra contraction |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privi | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 | type | w disp | ol-gaib 0 0 1 bom | 1001 | 15 16+4(L-1) 5 23 + m 23 + m 24 + m or 3 (3 if no interrupt) | 15 16+4(L-1) 5 (3if no interrupt) 40 + m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 8,9 8,9 8,9 8,9 8,9 8,9 8,9 8,9 8,9 8,9 |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 | type | gelb w | ol-gaib 0 0 1 bom | 1001 | 15 16+4(L-1) 5 23 + m 23 + m 24+mor3 (3ifno | 15 16+4(L-1) 5 (3 if no interrupt) | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 7,8,11,12,7,8,11,12 |
| LEAVE = Leave Procedure NT = Interrupt: Type specified Type 3 NTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privity in Trap gate to fit differently in Trap gate gate gate gate gate gate gate gate | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 | type | gelb w | ol-gaib 0 0 1 bom | 1001 | 15 16+4(L-1) 5 23 + m 23 + m 24 + m or 3 (3 if no interrupt) | 15 16+4(L-1) 5 (3 if no interrupt) 40 + m 78 + m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 7,8,11,12,7,8,11,12 |
| LEAVE — Leave Procedure INT — Interrupt: Type specified Type 3 INTO — Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privity via interrupt or trap gate to fit different via Task Gate | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 privilege level 1 1 0 0 1 1 1 1 | type right. | galb W into invalid in the internal controllers and internal controller | pl-galb 0 0 1 bem | 11011 | 15 16+4(L-1) 5 23 + m 23 + m 24 + m or 3 (3 f no interrupt) | (3 if no interrupt) 40 + m 78 + m 167+ m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 8,9 8,9 8,9 7,8,11,12, 7,8,11,12, 7,8,11,12, |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privity Via interrupt or trap gate to fit different Via Task Gate | 1 1 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | type | galb W into invalid in the internal controllers and internal controller | pl-galb 0 0 1 bem | 1001 | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 if no interrupt) | (3 if no interrupt) 40 + m 78 + m 167+ m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 7,8,11,12 7,8,11,12 7,8,11,12 7,8,11,12 8,9,11,12,15 |
| LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privicy Via Task Gate INTO = Interrupt or trap gate to fit different Via Task Gate Protected Mode Only: To different privilege level To different task (NT = 1) | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 m = If ilege level 1 1 0 0 1 1 1 1 | type Holin | galb W into invalid in the internal controllers and internal controller | pl-galb 0 0 1 bem | 11011 | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 if no interrupt) | (3if no interrupt) 40 + m 78 + m 167 + m 169 + m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 7,8,11,12, 7,8,11,12, 7,8,11,12, 8,9,11,12,15 8,9,11,12,15 |
| LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privicy Via Task Gate INTO = Interrupt or trap gate to fit different Via Task Gate Protected Mode Only: To different privilege level To different task (NT = 1) | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 privilege level 1 1 0 0 1 1 1 1 | type right. | galb W into invalid in the internal controllers and internal controller | pl-galb 0 0 1 bem | 11011 | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 if no interrupt) | (3 if no interrupt) 40 + m 78 + m 167 + m 31 + m 155 + m 169 + m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 | 7,8,11,12 7,8,11,12 7,8,11,12 7,8,11,12,16 8,9,11,12,16 8,9,11,12,16 |
| LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privivia Task Gate IRET = Interrupt return Protected Mode Only: To different privilege level To different task (NT = 1) BOUND = Detect value out of range | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 | type right. | gelb w mu disgrand officers segment officers and colored with a characters of made with a characters of the characters o | rol-geib 001 bom | 1111 | 15 16+4(L-1) 5 23+m 23+m 24+m or 3 (3 if no interrupt) 17+m | (3 if no interrupt) 40 + m 78 + m 167 + m 31 + m 155 + m 169 + m 180 + m 180 + m | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 2,4 | 7,8,11,12 7,8,11,12 7,8,11,12 7,8,11,12 8,9,11,12,15 8,9,11,12,15 |
| LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privivia Task Gate IRET = Interrupt return Protected Mode Only: To different privilege level To different task (NT = 1) SOUND = Detect value out of range | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 | type right. | gab who man butto menges rottelse Independent menges barri) min | ol-qeib 0 0 1 bom | loror | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 ino interrupt) (14-m) 17+m | (3 if no interrupt) 5 (3 if no interrupt) 40 + m 78 + m 167+m 31 + m 55 + m 169+m 13* (Use INT clock count if exception 5) | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 2,4 | 7,8,11,12, 7,8,11,12, 7,8,11,12, 7,8,11,12, 8,9,11,12,15 8,9,11,12,15 |
| L=1 LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privivia Task Gate IRET = Interrupt return Protected Mode Only: To different privilege level To different task (NT = 1) SOUND = Detect value out of range | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 | type right. | gab who man butto menges rottelse Independent menges barri) min | rol-geib 001 bom | loror | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 ino interrupt) (10-m) 17+m | (3 if no interrupt) 5 (3 if no interrupt) 40 + m 78 + m 167+m 31 + m 55 + m 169+m 13* (Use INT clock count if exception 5) | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 2,4 | 7,8,11,12, 7,8,11,12, 7,8,11,12, 8,9,11,12,15 8,9,11,12,15 |
| LEAVE = Leave Procedure INT = Interrupt: Type specified Type 3 INTO = Interrupt on overflow Protected Mode Only: Via interrupt or trap gate to same privivia Task Gate IRET = Interrupt return Protected Mode Only: To different privilege level To different task (NT = 1) SOUND = Detect value out of range | 1 1 0 0 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 1 | type right. | gerb who man butto mempes notcelse mempes barri) min | ol-gelb 0 0 1 born 1 0 1 born rosystem ol-ants | loror | 15 16+4(L-1) 5 23+m 23+m 24+mor3 (3 ino interrupt) (17+m) 17+m | (3 if no interrupt) 5 (3 if no interrupt) 40 + m 78 + m 167+m 31 + m 55 + m 169+m 13* (Use INT clock count if exception 5) | 2,8 2,8 2,8 2,7,8 2,7,8 2,6,8 2,4 | 7,8,11,12, 7,8,11,12, 7,8,11,12, 8,9,11,12,15 8,9,11,12,15 |

C-48

Shaded areas indicate instructions not available in IAPX 86, 88 microsystems.



| | | | | CLOCK | COUNT | COMI | MENTS |
|--|---|---------------|-------------------------|---|-------------------------|---|----------|
| | REG is assigned ac TAMROT | perand is | Real Address Mode | Protected Virtual Address Mode | Real Address Mode | Protected Virtual Address Mode | |
| PROCESSOR CONTROL | 000 XA 000 | | | | | | |
| GLG = Clear carry | 11111000 | | s a REG field | s balse | 11 8 211/11 | 11 ther | = bom i |
| CMC = Complement carry | 11110101 | p-high | alb bns wol-q | elb 20 | 92101 | of their | = bom? |
| STC = Set carry | 11111101 CO OFO | | | 2 | 2 | in | are abse |
| CLD = Clear direction | 11411100 | of holi | ow sign-exten | 2 | 9210 | 01 ther | = bomit |
| STD = Set direction | 1011111101 8 001 | | monyo ngio m | 2 | 2 | | |
| CLI = Clear interrupt | 101111010 HB (0101101 | | | 3 | esde si d | | 14 |
| STI = Set interrupt | 110 8 11011 1 | | ligh: disp-low | 1-02 | 2 | 10 thet | = 94m1 |
| HLT = Halt H & | 11110100 | | SI) + DISP | 2 | 2 | rerit 000 |) = 13 |
| WAIT = Wait | 1 0 0 1 1 0 1 1 | | | 3 | 3 | | |
| LOCK = Bus lock prefix | 1 1 1 1 0 0 0 0 | | Pala + (Ia) | + 0 × 0 | 0=0 | 101 their | 14 |
| CTS = Clear task switched flag | 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 0 | | Held - (te | 2 | 2 | 3 | 13 |
| ESC = Processor Extension Escape | 1 1 0 1 1 T T T mod LLL r/m | | (DI) + DISP | 9-20* | 9-20* | 5,8 | 8,17 |
| asses of the destination of | (TTT LLL are opcode to processor extension) | | 981 | 3 + (18) | 1EA = (| erit 00 | = mai |
| SEG = Segment Override Prefix | 001 reg 110 | | dSh | 1 0 40 | 0,= | orli to | |
| PROTECTION CONTROL LGDT = Load global descriptor table register | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 | mod 0 1 0 r/m | *9210 | 11* | 1143 | 2.3 | 9,13 |
| SGDT = Store global descriptor table register | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 | mod 0 0 0 r/m | 9210 | 11* | 11* | 2.3 | 9 |
| LIDT = Load interrupt descriptor table register | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 | mod 0 1 1 r/m | | 12* | 12* | 2,3 | 9,13 |
| SIDT = Store interrupt descriptor table register | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 | | b angled not | 12* | 12" | 2,3 | 9 |
| LLDT = Load local descriptor table register | | | | 212 | | 2,0 | |
| from register memory SLDT — Store local descriptor table register | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 | mod 010 r/m | | | 17,19* | 1 | 9,11,13 |
| to register/memory | 00001111 000000000 | mod 0 0 0 r/m | rigid galls + A.S. | in horr | 2,3* | 9 1 kg | 9 |
| LTR = Load task register from register/memory | 00001111000000000 | mod 0 1 1 r/m | | | 17,19* | 1 | 9,11,13 |
| STR = Store task register to register memory | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 | mod 0 0 1 r/m | XXX2119 | 30131 | 2.3* | 38433 | 9 |
| LMSW = Load machine status word | | | | | | | |
| from register/memory SMSW = Store machine status word | | mod 1 1 0 r/m | | 3,6* | 3,6* | 2,3 | 9,13 |
| LAR = Load access rights | 0 0001111 0 0000001 | mod 1 0 0 r/m | | 2,3* | 2,3* | 2,3 | 9 |
| from register/memory | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 0 | mod reg r/m | solici em et p | NO ECOCO | 14,16* | 9 90 | 9,11,16 |
| LSL = Load segment limit from register/memory | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 | mod reg r/m | | | 14,16* | 1 | 9,11,16 |
| ARPL = Adjust requested privilege level: from register/memory | 01100011 | mod reg r/m | | 1078 | 10*.11* | 2 | 8.9 |
| VERR = Verify read access: register/memory / | 00001111000000000 | mod 1 0 0 r/m | | 2 | 14.16* | 0 1 | 9.11.16 |
| VERR = Verify write access: | 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 | mod 1 0 1 r/m | | 135 | 14,16* | 1 | 9.11.16 |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems.

CMC = Complement carry



Footnotes

The effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = 0*, disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high: disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP*

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

reg is assigned according to the following:

| Segment Register |
|---------------------|
| ES |
| CS |
| SS |
| DS |
| |

REG is assigned according to the following table:

| 6-Bit (| w = | 1) | 8 | Bit (| w = 0 |
|---------|-----|-----|----|-------|-------|
| 000 | AX | | FF | 000 | AL |
| 001 | CX | | | 001 | CL |
| 010 | DX | | TI | 010 | DL |
| 011 | BX | | | 011 | BL |
| 100 | SP | | | 100 | AH |
| 101 | BP | | | 101 | CH |
| 110 | SI | | | 110 | DH |
| 111 | DI | 10 | | 111 | BH |
| | | 0.1 | 11 | 001 | |

Shaded areas indicate instructions not available in iAPX 86, 88 microsystems

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

Appendix iAPX 86/88 Software Compatibility Considerations

D

List of Minor Differences Between iAPX 86 and iAPX 286 (Real Mode) D-1

SUO DE SALIDITA COU SI DE LA SO AND IAPA 200 (HEAI MIDGE)

Thus.

APPENDIX D

IAPX 86/88 SOFTWARE COMPATIBILITY CONSIDERATIONS

In general, the real address mode iAPX 286 will correctly execute ROM-based iAPX 86/88 software. The following is a list of the minor differences between iAPX 86 and iAPX 286 (Real mode).

1. Add Six Interrupt Vectors. a ton od .01

The iAPX 286 adds six interrupts which arise only if the iAPX 86/88 program has a hidden bug. These interrupts occur only for instructions which were undefined on the 8086/8088 or if a segment wraparound is attempted. It is recommended that you add an interrupt handler to the iAPX 86/88 software that is to be run on the iAPX 286, which will treat these interrupts as invalid operations.

This additional software does not significantly effect the existing iAPX 86/88 software because the interrupts do not normally occur and should not already have been used since they are in the interrupt group reserved by Intel.

Table D-1 describes the new iAPX 286 interrupts.

2. Do not Rely on iAPX 86/88 Instruction Clock Counts.

The iAPX 286 takes fewer clocks for most instructions than the iAPX 86/88. The areas to look into are delays between I/O operations, and assumed delays in iAPX 86/88 operating in parallel with an 8087.

3. Divide Exceptions Point at the DIV Instruction.

Any interrupt on the iAPX 286 will always leave the saved CS:IP value pointing at the instruction which failed.

On the iAPX 86/88, the CS:IP value

Table D-1. New iAPX 286 Interrupts

| Interrupt Number | tion. On noitonual 6/88 system points only at the ESC instru |
|---|---|
| APX & 6/88 | A BOUND instruction was executed with a register value outside the two limit values. |
| POP ₆ CS or e exception | An undefined opcode was encountered. |
| perform a ce LIDT on t encodings yte of POP ause excep- | set and an ESC instruction was executed. This interrupt will also occur on WAIT instructions if TS |
| 8 | The interrupt table limit was changed by the LIDT instruction to a value between 20H and 42H. The default limit after reset is 3FFH, enough for all 256 interrupts. |
| e toe enter oading CS. ruction at rence. Note n of LOC86 this jump | transfer exceeded offset OFFFFH in a segment. This interrupt handler must execute FNINIT before any ESC or WAIT instruc- |
| Eff Written by | Segment wraparound was attempted by a word operation at offset OFFFFH. A push with SP=1 during PUSH, CALL, or INT will also cause this. |

saved for a divide exception points at the entire instruction. A HEUR BORGET

4. Use Interrupt 16 for Numeric Exceptions.

Any iAPX 286/20 system *must* use interrupt vector 16 for the numeric error interrupt. If an iAPX 86/20 or iAPX 88/20 system uses another vector for the 8087 interrupt, both vectors should point at the numeric error interrupt handler.

5. Numeric Exception Handlers Should The iAPX 286 masks all shift/rotate allow Prefixes. counts to the low 5 bits. This MOD 32

The saved CS:IP value in the NPX environment save area will point at any leading prefixes before an ESC instruction. On iAPX 86/88 systems, this value points only at the ESC instruction.

6. Do Not Attempt Undefined iAPX 86/88 Operations.

iAPX 86/88 instructions like POP CS or MOV CS, op will either cause exception 6 (undefined opcode) or perform a protection setup operation like LIDT on the iAPX 286. Undefined bit encodings for bits 5-3 of the second byte of POP MEM or PUSH MEM will cause exception 13 on the iAPX 286.

7. Place a Far JMP Instruction at FFFF0H.

After reset, CS:IP = F000:FFF0 on the iAPX 286. This change was made to allow sufficient code space to enter protected mode without reloading CS. Placing a far JMP instruction at FFFF0H will avoid this difference. Note that the BOOTSTRAP option of LOC86 will automatically generate this jump instruction.

8. Do not Rely on the Value Written by PUSH SP.

The iAPX 286 will push a different value on the stack for PUSH SP than the iAPX 86/88. If the value pushed is important, replace PUSH SP instructions with the following three instructions:

PUSH BP MOV BP,SP XCHG BP,[BP]

This code functions as the iAPX 86/88 PUSH SP instruction on the iAPX 286.

9. Do not Shift or Rotate by More than 31 Bits.

The iAPX 286 masks all shift/rotate counts to the low 5 bits. This MOD 32 operation limits the count to a maximum of 31 bits. With this change, the longest shift/rotate instruction is 39 clocks. Without this change, the longest shift/rotate instruction would be 264 clocks, which delays interrupt response until the instruction completes execution.

10. Do not Duplicate Prefixes.

The iAPX 286 sets an instruction length limit of 10 bytes. The only way to violate this limit is by duplicating a prefix two or more times before an instruction.

Exception 6 occurs if the instruction length limit is violated. The iAPX 86 or 88 has no instruction length limit.

11. Do not Rely on Odd iAPX 86/88 LOCK Characteristics.

The LOCK prefix and its corresponding output signal should only be used to prevent other bus masters from interrupting a data movement operation. The iAPX 286 will always assert LOCK during an XCHG instruction with memory (even if the LOCK prefix was not used). LOCK should only be used with the XCHG, MOV, MOVS, INS, and OUTS instructions.

The iAPX 286 LOCK signal will not go active during an instruction prefetch.

12. Do not Single Step External Interrupt Handlers.

The priority of the iAPX 286 single step interrupt is different from that of the iAPX 86/88. This change was made to prevent an external interrupt from being single-stepped if it occurs while single stepping through a program. The iAPX 286 single step interrupt has higher priority than any external interrupt.

The iAPX 286 will still single step through an interrupt handler invoked by INT instructions or an instruction exception.

13. Do not Rely on IDIV Exceptions for Quotients of 80H or 8000H.

The iAPX 286 can generate the largest negative number as a quotient for IDIV instructions. The iAPX 86 will instead cause exception 0.

14. Do not Rely on NMI Interrupting NMI Handlers.

After an NMI is recognized, the NMI input and processor extension limit error interrupt is masked until the first IRET instruction is executed.

15. The NPX error signal does not pass through an interrupt controller (an 8087 INT signal does). Any interrupt controller-oriented instructions for the iAPX 86/20 may have to be deleted.

through an interrupt handler invoked by INT instructions or an instruction exception.

13. Do not Rely on IDIV Exceptions for Ouotients of 80H or 8000H.


The iAPX 286 can generate the largest negative number as a quotient for IDIV instructions. The iAPX 86 will instead cause exception 0.

Handlers

After an NMI is recognized, the NMI input and processor extension limit error interrupt is masked until the first IRET instruction is executed.

15. The NPX error signal does not pass through an interrupt controller (an 8087 INT signal does). Any interrupt controller-oriented instructions for the iAPX 86/20 may have to be deleted.





PREFACE



Microsystem Nomenclature

AN INTRODUCTION TO THE IAPX 286

This supplement describes the 80287 Numeric Processor Extension (NPX) for the iAPX 286 microprocessor. Below is a brief overview of iAPX 286 concepts, along with some of the nomenclature used throughout this and other Intel publications.

Over the last several years, the increase in microcomputer system and so tware complexity has given

The iAPX 286 Microsystem

The iAPX 286 is a new VLSI microprocessor system with exceptional capabilities for supporting large-system applications. Based on a new-generation CPU (the Intel 80286), this powerful microsystem is designed to support multiuser reprogrammable and real-time multitasking applications. Its dedicated system support circuits simplify system hardware; sophisticated hardware and software tools reduce both the time and the cost of product development.

The iAPX 286 is a virtual-memory microprocessor with on-chip memory management and protection. The iAPX 286 microsystem offers a total-solution approach, enabling you to develop high-speed, interactive, multiuser, multitasking—and multiprocessor—systems more rapidly and at higher performance than ever before.

- Reliability and system up-time are becoming increasingly important in all applications. Information
 must be protected from misuse or accidental loss. The iAPX 286 includes a sophisticated and flexible four-level protection mechanism that isolates layers of operating system programs from application programs to maintain a high degree of system integrity.
- The iAPX 286 provides 16 megabytes of physical address space to support today's application requirements. This large physical memory enables the iAPX 286 to keep many large programs and data structures simultaneously in memory for high-speed access.
- For applications with dynamically changing memory requirements, such as multiuser business systems, the iAPX 286 CPU provides on-chip memory management and virtual memory support. On an iAPX 286-based system, each user can have up to a gigabyte (230 bytes) of virtual-address space. This large address space virtually eliminates restrictions on the number or size of programs that may be part of the system.
- Large multiuser or real-time multitasking systems are easily supported by the iAPX 286. Highperformance features, such as a very high-speed task switch, fast interrupt-response time, inter-task
 protection, and a quick and direct operating system interface, make the iAPX 286 highly suited to
 multiuser/multitasking applications.
- The iAPX 286 has two operating modes: Real-Address mode and Protected-Address mode. In Real-Address mode, the iAPX 286 is fully compatible with the iAPX 86, iAPX 88, iAPX 186, and iAPX 188 microprocessors; all of the extensive libraries of iAPX 86 and iAPX 88 software execute four to six times faster on the iAPX 286, without any modification.
- In Protected-Address mode, the advanced memory management and protection features of the iAPX 286 become available, without any reduction in performance. Upgrading iAPX 86 and iAPX 88 application programs to use these new memory management and protection features usually requires only reassembly or recompilation (some programs may require minor modification). This compatibility between iAPX 286 and iAPX 86 processor families reduces both the time and the cost of software development.

Over the last several years, the increase in microcomputer system and software complexity has given birth to a new family of microprocessor products oriented towards solving these increasingly complex problems. These new generations of microprocessors are both powerful and flexible, and include many processor enhancements, such as numeric (floating-point) extensions, I/O processors, and operating-system functionality in silicon.

As Intel's product line has grown and evolved, its microprocessor product numbering system has evolved into a comprehensive numbering scheme, while still including the basis of previous 8086 nomenclature.

Intel has adopted the following prefixes to provide differentiation and consistency among its Microsystem 80-related product lines: Ismoitgose this message respondent is IV with a si ost XYA A soft message representation and consistency among its Microsystem 80-related product lines: Ismoitgose this message representation and consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose this will be a significant of the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consistency among its Microsystem 80-related product lines: Ismoitgose the consiste

designed to support multiuser reprogrammable and real-time multitasking appearance rosesory

system support circuits simplify system hardware; sophisticated hardwar emander system system system are support circuits simplify system hardware; sophisticated hardwar emander of the system of the

iSBC—Single-Board Computers

iSBX—MULTIMODULE Boards

Concentrating on the iAPX series, several processor families are defined:

iAPX 86-8086 CPU family

iAPX 88-8088 CPU family

iAPX 186-80186 CPU family

Reliability and system up-time are becoming increasingly important vilinal UPO 88008 AVAi must be protected from misuse or accidental loss. The IAPX 286 includes a sophisticated and internal temporary and system of the increase of the inc

Each processor family consists of the CPU (e.g., 80286), processor extensions (80287 for the iAPX 286), and bus support circuits, such as the 82284 Clock Generator and 82288 Bus Controller. With additional suffix information, configuration options for particular iAPX systems can be identified, such as the inclusion of Numeric Processor Extensions and I/O Processors. For the iAPX 286 family:

iAPX 286/10—indicates 80286 CPU alone
iAPX 286/20—indicates 80286 CPU + 80287 NPX anignado y llaoimanyo diiw anoisoilaga to 1

anogus yoonem lauruy ana menegasam yoonem qido-no sebiyoo USO 888 XSAi edi ametaya

This nomenclature is intended as an addition to Intel's regular part-numbering scheme. The series-level nomenclature describes the functional capabilities provided by specific configurations of the iAPX processor families. The hardware used to implement each functional configuration is still described by referring to the parts involved (as is the case for most of the 80287 information described in this supplement).

This improved nomenclature provides a more meaningful view of system capability and performance within the evolving Microsystem 80 architecture.

188 microprocessors; all of the extensive libraries of mending and To noise and To noise faster on the iAPX 286, without any modification.

This supplement describes the 80287 Numeric Processor Extension (NPX) for the iAPX 286 micro-processor. The material in this supplement is presented from the perspective of software designers, both at an applications and at a systems software level.

- Chapter One, "Overview of Numeric Processing," gives an overview of the 80287 NPX and reviews
 the concepts of numeric computation using the 80287.
- Chapter Two, "Programming Numeric Applications," provides detailed information for software designers generating applications for iAPX 286/20 systems (systems containing an 80286 CPU with



an 80287 NPX). The iAPX 286/20 instruction set mnemonics are explained in detail, along with a description of programming facilities for iAPX 286/20 systems. A comparative iAPX 286/20 programming example is given.

- Chapter Three, "System-Level Numeric Programming," provides information of interest to systems software writers, including details of the iAPX 286/20 architecture and operational characteristics.
- Chapter Four, "Numeric Programming Examples," provides several detailed programming examples
 for the iAPX 286/20, including conditional branching, the conversion between floating-point values
 and their ASCII representations, and the calculation of several trigonometric functions. These
 examples illustrate assembly-language programming on the 80287 NPX.
- Appendix A, "Machine Instruction Encoding and Decoding," gives reference information on the encoding of NPX instructions.
- Appendix B, "Compatability between the 80287 NPX and the 8087," describes the differences between the 80287 and the 8087.
- Appendix C, "Implementing the IEEE P754 Standard," gives details of the IEEE P754 Standard.
- Appendix D, "80287 80-Bit HMOS Numeric Processor Extension," provides hardware details of the 80287 and the iAPX 286/20.
- The Glossary defines 80287 and floating-point terminology. Refer to it as needed.

Related Publications

To best use the material in this supplement, readers should be familiar with the operation and architecture of iAPX 286 systems. The following manuals contain information related to the content of this supplement and of interest to programmers of iAPX 286/20 systems:

- Introduction to the iAPX 286, order number 210308
- iAPX 286 Programmer's Reference Manual, order number 210498
- ASM286 Assembly Language Reference Manual, order number 121924
- iAPX 286 Operating System Writer's Guide, order number 121960
- iAPX 286 Hardware Reference Manual, order number 210760
- Microprocessor and Peripheral Handbook, order number 210844
- PL/M-286 User's Guide, order number 121945
- 80287 Support Library Reference Manual, order number 122129
- 8086 Software Toolbox Manual, order number 122203 (includes information about 80287 Emulator Software)



an 80287 NPX). The iAPX 286/20 instruction set mnemonics are explained in detail, along with a description of programming facilities for iAPX 286/20 systems. A comparative iAPX 286/20 programming example is given.

- Chapter Three, "System-Level Numeric Programming," provides information of interest to systems software writers, including details of the iAPX 286/20 architecture and operational characteristics.
- Chapter Four, "Numeric Programming Examples," provides several detailed programming examples for the iAPX 286/20, including conditional branching, the conversion between floating-point values and their ASCII representations, and the calculation of several trigonometric functions. These examples illustrate assembly-language programming on the 80287 NPX.
- Appendix A, "Machine Instruction Encoding and Decoding," gives reference information on the encoding of NPX instructions.
- Appendix B, "Compatability between the 80287 NPX and the 8087," describes the differences between the 80287 and the 8087.
- · Appendix C, "Implementing the IEEE P754 Standard," gives details of the IEEE P754 Standard.
- Appendix D, "80287 80-Bit HMOS Numeric Processor Extension," provides hardware details of the 80287 and the iAPX 286/20.
 - The Glossary defines 80287 and floating-point terminology. Refer to it as needed.

Related Publications

To best use the material in this supplement, readers should be familiar with the operation and architecture of iAPX 286 systems. The following manuals contain information related to the content of this supplement and of interest to programmers of iAPX 286/20 systems:

- · Introduction to the IAPX 286, order number 210308
- . iAPX 286 Programmer's Reference Manual, order number 210498
- . ASM286 Assembly Language Reference Manual, order number 121924
 - . IAPX 286 Operating System Writer's Guide, order number 121960
 - . IAPX 286 Hardware Reference Manual, order number 210760
 - Missonwayser and Parinhard Handbook order number 210844
 - » PLIM-285 User's Guide, order number 121945
 - . 80287 Support Library Reference Manual, order number 122129
- 8086 Software Toolbox Manual, order number 122203 (includes information about 80287 Emulator Software)



СНАРТЕЯ 2

PROGRAMMING NUMERIC APPLICATIONS

Table of Contents

| CHAI | Compatibility with the 8087 NPX VERVIEW OF NUMERIC PROCESSING Numeric Operands Processor Extension | Page |
|-------|--|------|
| OV | rtroduction to the 80287 Numeric Processor Extension | |
| 2-2 1 | Titoduction to the 60207 Numeric Processor Extension | 1-1 |
| 2-5 | Performance | 1-2 |
| 2-5 | Ease of Use | 1-2 |
| 2-11 | Applications | 1-3 |
| 21-5 | Upgradability | 1-4 |
| 2-14 | Programming Interface | 1-5 |
| | Hardware Interface | 1-6 |
| 32-20 | 30287 Numeric Processor Architecture | 1-8 |
| 2-21 | The NPX Register Stack | 1-8 |
| 2-22 | The NPX Status Word | 1-9 |
| 2-36 | Control Word | 1-11 |
| 2-36 | The NPX Tag Word | 1-12 |
| 2-36 | The NPX Instruction and Data Pointers | 1-12 |
| | Computation Fundamentals | 1-13 |
| 38-9 | Number System | 1-13 |
| | Data Types and Formats | 1-15 |
| 2-39 | Binary Integers | 1-15 |
| 2-41 | Decimal Integers | 1-15 |
| 2-46 | Real Numbers | 1-15 |
| 2-46 | Rounding Control | 1-18 |
| 2-47 | Precision Control | 1-18 |
| 2-47 | Infinity Control | 1-19 |
| 82-47 | Special Computational Situations | 1-19 |
| 2-49 | Special Numeric Values | 1-20 |
| 2-50 | Nonnormal Real Numbers | 1-20 |
| 2-51 | Denormals and Gradual Underflow | 1-20 |
| | Unnormals—Descendents of Denormal Operands | 1-22 |
| | Zeros and Pseudo Zeros | 1-23 |
| | Infinity | 1-25 |
| | NaN (Not a Number) | |
| | Indefinite | |
| 3-1 | Encoding of Data Types | 1-28 |
| 3-1 | Numeric Exceptions | 1-32 |
| 3-1 | Invalid Operation All acceptable and Protected Midwell Address Macanal Alexandra Service and Protected Alexandra Service and P | 1-32 |
| 3-2 | Zero Divisor | 1-32 |
| 3-2 | Denormalized Operand | 1-33 |
| 3-2 | Numeric Overflow and Underflow | 1-33 |
| 3-2 | Inexact Result | |
| 3-3 | Handling Numeric Errors | 1-33 |
| 3-4 | Automatic Exception Handling | 1-36 |
| 3-4 | Software Exception Handling | 1-36 |

| · PI | ROGRAMMING NUMERIC APPLICATIONS | |
|------|--|-------|
| | The 80287 NPX Instruction Set | 2-1 |
| | Compatibility with the 8087 NPX | 2-1 |
| | Compatibility with the 8087 NPX Numeric Operands Data Transfer Instructions | 2-1 |
| 1-1 | Data Transfer Instructions 25 Transfer Instruc | 1 2-2 |
| S-F | Arithmetic Instructions | 2-4 |
| 1-2 | Comparison Instructions | 2-9 |
| 1-3 | Transcendental Instructions 200180400A | 2-11 |
| 1-4 | Constant Instructions Vilidabaspoul | 2-13 |
| 6-1 | Processor Control Instructions | 2-14 |
| 1-6 | Instruction Set Reference Information Sostiatini Stawbish | 2-20 |
| 8-1 | Instruction Set Reference Information Set Reference Information Instruction Execution Time Set Instruction Execution Execution Time Set Instruction Execution | 82-20 |
| 8-1 | Bus Transfers Xosta tetaipen X9M edT | 2-21 |
| 1-9 | Instruction Length bnoW eutst X9M ent | 2-22 |
| 1-11 | Programming Facilities bioW loutnoo | 2-36 |
| SI-T | High-Level Languages brown pst X9M adT | 2-36 |
| 1-12 | The NPX Instruction and Data Pointers | 2-36 |
| 1-13 | omputation Fundamentals | 2-38 |
| 1-13 | Defining Data metros redmuM | 2-38 |
| 1-15 | Records and Structures etamo and Eta | 2-39 |
| 1-15 | Addressing Modes 21909111 VIBRIE | 2-39 |
| 1-15 | Comparative Programming Example angent lemiced | 2-41 |
| 1-15 | 80287 Emulation Example Supplies | 2-46 |
| 1-18 | Pounding Control | 0 40 |
| 1-18 | Managing Concurrency Instruction Synchronization Data Synchronization Error Synchronization Incorrect Error Synchronization Proper Error Synchronization Broper Error Synchronization Broper Error Synchronization Broper Error Synchronization Broper Error Synchronization | 2-40 |
| 1-19 | Instruction Concerns Construction | 2-47 |
| 1-19 | Data Complyanization Spring Strong St | 2-41 |
| 1-20 | Data Synchronization | 2-47 |
| 1-20 | Incorrect Error Curchronization 239000V ISSE ISMOODOV | 2-49 |
| 1-20 | Proper Error Synchronization Wolfgbott Isubsta pas alsomored | 2-50 |
| 1-22 | shristed Demonstration | 2-51 |
| 1-23 | Zeros and Pseudo Zeros | |
| 1-25 | Infinity | |
| | NaN (Not a Number) | |
| | STEM-LEVEL NUMERIC PROGRAMMING etinilebri | |
| 1-28 | APX 286/20 Architecture | 3-1 |
| 1-32 | | 3-1 |
| 1-32 | Real-Address Mode and Protected Virtual-Address Mode | 3-1 |
| 1-32 | Dedicated and Reserved I/O Locations | 3-2 |
| | Processor Initialization and Control | 3-2 |
| 1-33 | System Initialization System Initialization | |
| 1-33 | Recognizing the 80287 NPX | 3-2 |
| 1-33 | Configuring the Numerics Environment | 3-2 |
| 1-36 | Initializing the 80287 | 3-3 |
| 1-36 | 80287 Emulation polibast apices are write? | 3-4 |
| | COLUMN THE RESIDENCE OF THE PROPERTY OF THE PR | |

TABLE OF CONTENTS

| | eeldsT to isiJ |
|--------------------------------|--|
| | g Exceptions |
| | sponse |
| Exception Recovery Examp | esl Numeric Processing Speed Comparisons |
| P | Numeric Processing appear Compansons |
| 5 | Numeric Data Types |
| HAPTER 4 | Principal NPX Instructions |
| NUMERIC PROGRAMMING EX | Interpreting the NPX Condition Co SalqMA |
| Conditional Branching Example | les nobetou redmun lee R |
| Exception Handling Examples | Pagaring Process |
| Floating-Point to ASCII Conve | rsion Examples |
| Function Partitioning | Longrand Operands and Populis |
| Exception Considerations . | rsion Examples A betterior of the property of |
| Special Instructions | - A nonce of the common of the |
| Description of Operation | Infinity Operands and Results |
| Scaling the Value | Pinary Intener Encodings |
| Inaccuracy in Scaling | Parked Decimal Encodings |
| Avoiding Underflow and C | Overflow |
| Final Adjustments | amphone I sast was come |
| Output Format | Evecation Constitute and Macked Respons |
| Trigonometric Calculation Exa | mples |
| FPTAN and FPREM | Arithmetic Instructions |
| Cosine Uses Sine Code | Basic Arthmetic Instructions and Operands |
| 9 | Condition Code Interpretation after FPREM |
| PRENDIY A | Comparison Instructions |
| MACHINE INSTRUCTION ENG | ODING AND DECODING |
| MACHINE INSTRUCTION ENC | Condition Code Interpretation after F1S1 |
| | FXAM Condition Code Settings |
| PRENDIY P | Transcendental Instructions |
| COMPATIBILITY BETWEEN T | HE 80287 NPX AND THE 8087 Instance |
| -SOMPATIBLETT BETWEEN TO | Processor Control Instructions |
| | Key to Operand Types |
| PPENDIX C | Execution Penalties |
| IMPLEMENTING THE IFFE D7 | Instruction Set Reference DGRADNATS 45 |
| Ontions Implemented in the 80 | 1987 85 19190017 11 11 1100 002-171/17 |
| Areas of the Standard Implem | ented in Software 198500IA 90810IZ 18508 |
| Additional Software to Meet th | ented in Software |
| 6 | NPX Processor State Following Initialization |
| | Precedence of NPX Exceptions |
| | 90397 Instruction Encoding |

GLOSSARY OF 80287 AND FLOATING-POINT TERMINOLOGY

80287 80-BIT HMOS NUMERIC PROCESSOR EXTENSION



List of Tables

| C-6 | Handling Numeric Processing Exceptions | |
|-------|---|------|
| Table | Simultaneous Exception ResponseeltiT | Page |
| 3-6 | Numeric Processing Speed Comparisons snoethers. | 4.0 |
| 1-1 | | 1-2 |
| 1-2 | Numeric Data Types | |
| 1-3 | Principal NPX Instructions | 1-6 |
| 1-4 | | 1-10 |
| 1-5 | Real Number Notation | 1-17 |
| 1-6 | Rounding Modes Denormalization Process Exceptions Due to Denormal Operands Unnormal Operands and Results Zero Operands and Results Masked Overflow Response with Directed Rounding | 1-18 |
| 1-7 | Denormalization Process | 1-21 |
| 1-8 | Exceptions Due to Denormal Operands | 1-22 |
| 1-9 | Unnormal Operands and Results | 1-23 |
| 1-10 | Zero Operands and Results | 1-24 |
| 1-11 | Widoked Overnow Response with Directed Reality | 1-20 |
| 1-12 | Infinity Operands and Results | 1-26 |
| 1-13 | Binary Integer Encodings | 1-28 |
| 1-14 | Packed Decimal Encodings | 1-29 |
| 1-15 | Real and Long Real Encodings Temporary Real Encodings | 1-30 |
| 1-16 | Temporary Real Encodings | 1-31 |
| 1-17 | Exception Conditions and Masked Responses | 1-34 |
| 2-1 | Data Transfer Instructions | 2-3 |
| 2-2 | Arithmetic Instructions | 2-5 |
| 2-3 | Basic Arithmetic instructions and Operands | 2-6 |
| 2-4 | Condition Code Interpretation after FPREM | 2-8 |
| 2-5 | Comparison Instructions | 2-10 |
| 2-6 | Condition Code Interpretation after FCOM | 2-10 |
| 2-7 | Condition Code Interpretation after FTST | 2-11 |
| 2-8 | FXAM Condition Code Settings | 2-11 |
| 2-9 | Transcendental Instructions | 2-12 |
| 2-10 | Constant Instructions | 2-13 |
| 2-11 | Processor Control Instructions | 2-14 |
| 2-12 | Key to Operand Types | 2-20 |
| 2-13 | Execution Penalties | 2-21 |
| 2-14 | Instruction Set Reference Data | 2-22 |
| 2-15 | PL/M-286 Built-In Procedures | 2-37 |
| 2-16 | 80287 Storage Allocation Directives | 2-38 |
| 2-17 | Addressing wode Examples | 2-40 |
| 3-1 | NPX Processor State Following Initialization | 3-4 |
| 3-2 | Precedence of NPX Exceptions | 3-6 |
| A-1 | 80287 Instruction Encoding | A-1 |
| A-2 | Machine Instruction Decoding Guide | A-2 |

GLOSSARY OF 80287 AND FLOATING-POINT TERMINOLOGY

X

TABLE OF CONTENTS

List of Figures

| Figure | Title | Page |
|--------|--|------|
| 1-1 | Evolution and Performance of Numeric Processors | 1-1 |
| 1-2 | 80287 NPX Block Diagram | 1-7 |
| 1-3 | 80287 Register Set | 1-9 |
| 1-4 | 80287 Status Word | 1-10 |
| 1-5 | 80287 Control Word Format | 1-11 |
| 1-6 | 80287 Tag Word Format | 1-12 |
| 1-7 | 80287 Instruction and Data Pointer Image in Memory | 1-13 |
| 1-8 | 80287 Number System | 1-14 |
| 1-9 | Data Formats | 1-16 |
| 1-10 | Projective versus Affine Closure | 1-19 |
| 1-11 | Arithmetic Example Using Infinity | 1-36 |
| 2-1 | FSAVE/FRSTOR Memory Layout | 2-17 |
| 2-2 | FSTENV/FLDENV Memory Layout | 2-18 |
| 2-3 | Sample 80287 Constants | 2-39 |
| 2-4 | Status Word RECORD Definition | 2-40 |
| 2-5 | Structure Definition | 2-40 |
| 2-6 | Sample PL/M-286 Program | 2-42 |
| 2-7 | Sample ASM286 Program | 2-43 |
| 2-8 | Instructions and Register Stack | 2-44 |
| 2-9 | Synchronizing References to Shared Data | 2-47 |
| 2-10 | Documenting Data Synchronization | 2-47 |
| 2-11 | Nonconcurrent FIST Instruction Code Macro | 2-48 |
| 2-12 | Error Synchronization Examples | 2-49 |
| 3-1 | Software Routine to Recognize the 80287 | 3-3 |
| 4-1 | Conditional Branching for Compares | 4-2 |
| 4-2 | Conditional Branching for FXAM | 4-2 |
| 4-3 | Full-State Exception Handler | 4-4 |
| 4-4 | Reduced-Latency Exception Handler | 4-5 |
| 4-5 | Reentrant Exception Handler | 4-6 |
| 4-6 | Floating-Point to ASCII Conversion Routine | 4-7 |
| 4-7 | Calculating Trigonometric Functions | 4-18 |



TABLE OF CONTENTS

List of Figures

| Title | Figure |
|--|------------|
| Evolution and Performance of Numeric Processors | 1-1 |
| 30287 NPX Block Diagram | |
| 80287 Register Set | 8-1 |
| 80287 Status Word | 1-4 |
| 80287 Control Word Format | 1-5 |
| 20027 Ted Word Format | 2 1 |
| 80287 Instruction and Data Pointer Image in Memory | 1-7 |
| 80287 Number System | 8-1 |
| Data Formats | 1-9 |
| Projective versus Affine Closure | |
| Arithmetic Example Using Infinity | 1-10 |
| FSAVE/FRSTOR Memory Layout | 1-11 |
| FSTENV/FLDENV Memory Layout | |
| Sample 80287 Constants | |
| Status Word RECORD Definition | |
| Structure Definition | 2-4 |
| Sample PL/M-286 Program | 2-5 |
| Sample ASM286 Program | 2-6 2-7 |
| Instructions and Register Stack | 2-8 |
| Synchronizing References to Shared Data | 6-2 |
| Documenting Data Synchronization | 2-10 |
| Nonconcurrent FIST Instruction Code Macro | 2-11 |
| Error Synchronization Examples | 2-12 |
| Software Routine to Recognize the 80287 | 3-1 |
| Conditional Branching for Compares | |
| Conditional Branching for EXAM | |
| Eull-State Exception Handler | 4-3 |
| Reduced-Latency Exception Handler | 4-3 |
| Department Everation Handler | 4-5 |
| Floating-Point to ASCII Conversion Routine | 4-6 |
| Calculating Trigonometric Functions | 4-0 |

Overview or Numeric Processing



Performance Performance BAIST START OF TABLE 1-1 compares the execution times of several 80287 instructions with the equivalent operations

The 80287 NPX is a high-performance numerics processing element that extends the iAPX 286/10 architecture by adding significant numeric capabilities and direct support for floating-point, extended-integer, and BCD data types. The iAPX 286/20 computing system (80286 CPU with 80287 NPX) easily supports powerful and accurate numeric applications through its implementation of the proposed IEEE 754 Standard for Binary Floating-Point Arithmetic.

Although the performance figures shown in table 1-1 refer to operations on real (floating-point) numbers.

executed in software on an 8-MHz 80286. The software equivalents are highly-optimized assembly-

the 80287 also molecular ACCESTAGE ACCESTAGE AND ACCESTAGE AND THE 80287 Can improve the speed of multiple-precision software algorithms for integer open tively. The 80287 can improve the speed of multiple-precision software algorithms for integer open.

The 80287 Numeric Processor Extension (NPX) is highly compatible with its predecessor, the earlier Intel 8087 NPX.

Because the 80287 Next is an extension of the 80286 CPU, no software overhead is included.

The 8087 NPX was designed for use in iAPX 86-family systems. The iAPX 86 was the first micro-processor family to partition the processing unit to permit high-performance numeric capabilities. The 8087 NPX for this processor family implemented a complete numeric processing environment in compliance with the proposed IEEE 754 Floating-Point Standard.

With the 80287 Numeric Processor Extension, high-speed numeric computations have been extended to iAPX 286 high-performance multi-tasking and multi-user systems. Multiple tasks using the numeric processor extension are afforded the full protection of the iAPX 286 memory management and protection features.

Figure 1-1 illustrates the relative performance of 8-MHz iAPX 86/20 and iAPX 286/20 systems in executing numerics-oriented applications.




Figure 1-1. Evolution and Performance of Numeric Processors



Performance

Table 1-1 compares the execution times of several 80287 instructions with the equivalent operations executed in software on an 8-MHz 80286. The software equivalents are highly-optimized assembly-language procedures from the 80287 emulator. As indicated in the table, the 80287 NPX provides about 50 to 100 times the performance of software numeric routines on the 80286 CPU. An 8-MHz 80287 multiplies 32-bit and 64-bit real numbers in about 11.9 and 16.9 microseconds, respectively. Of course, the actual performance of the NPX in a given system depends on the characteristics of the individual application.

Although the performance figures shown in table 1-1 refer to operations on real (floating-point) numbers, the 80287 also manipulates fixed-point binary and decimal integers of up to 64 bits or 18 digits, respectively. The 80287 can improve the speed of multiple-precision software algorithms for integer operations by 10 to 100 times.

Because the 80287 NPX is an extension of the 80286 CPU, no software overhead is incurred in setting up the NPX for computation. The 80287 and 80286 processors coordinate their activities in a manner transparent to software. Moreover, built-in coordination facilities allow the 80286 CPU to proceed with other instructions while the 80287 NPX is simultaneously executing numeric instructions. Programs can exploit this concurrency of execution to further increase system performance and throughput.

to IAPX 286 high-performance multi-tasking and multi-user systems. Multiple tasks using the numeric processor extension are afforded the full protection of the iAPX 286 memory managemeeu ho each

The 80287 NPX offers more than raw execution speed for computation-intensive tasks. The 80287 brings the functionality and power of accurate numeric computation into the hands of the general user.

Like the 8087 NPX that preceded it, the 80287 is explicitly designed to deliver stable, accurate results when programmed using straightforward "pencil and paper" algorithms. The IEEE 754 standard specifically addresses this issue, recognizing the fundamental importance of making numeric computations both easy and safe to use.

For example, most computers can overflow when two single-precision floating-point numbers are multiplied together and then divided by a third, even if the final result is a perfectly valid 32-bit number. The 80287 delivers the correctly rounded result. Other typical examples of undesirable machine behavior in straightforward calculations occur when solving for the roots of a quadratic equation:

$$-b \pm \sqrt{b^2 - 4ac}$$

Table 1-1. Numeric Processing Speed Comparisons

| Floating-Point Instruction | | Approximate Performance Ratios: 8 MHz iAPX 286/20 to 8 MHz Protected Mode iAPX using E8028 | |
|-----------------------------------|----------------|--|--|
| FADD ST,ST (Temp Real) | Addition | **A371409 901; 42:102 | |
| FDIV DWORD PTR (Single-Precision) | Division | 1:266:358 | |
| FXAM (Stack(0) assumed) | Examine | 1:139:454 | |
| FYL2X (Stack(0),(1) assumed) | Logarithm | 1: 99:155 | |
| FPATAN (Stack(0) assumed) | Arctangent | 1:153:176 | |
| F2XM1 (Stack(0) assumed) | Exponentiation | ns notiulov3 1: 41: 56 | |



or computing financial rate of return, which involves the expression: $(1+i)^n$. On most machines, straightforward algorithms will not deliver consistently correct results (and will not indicate when they are incorrect). To obtain correct results on traditional machines under all conditions usually requires sophisticated numerical techniques that are foreign to most programmers. General application programmers using straightforward algorithms will produce much more reliable programs using the 80287. This simple fact greatly reduces the software investment required to develop safe, accurate computation-based products.

Beyond traditional numerics support for scientific applications, the 80287 has built-in facilities for commercial computing. It can process decimal numbers of up to 18 digits without round-off errors, performing exact arithmetic on integers as large as 2^{c4} or 10¹⁸. Exact arithmetic is vital in accounting applications where rounding errors may introduce monetary losses that cannot be reconciled.

The NPX contains a number of optional facilities that can be invoked by sophisticated users. These advanced features include two models of infinity, directed rounding, gradual underflow, and either automatic or programmed exception-handling facilities.

These automatic exception-handling facilities permit a high degree of flexibility in numeric processing software, without burdening the programmer. While performing numeric calculations, the NPX automatically detects exception conditions that can potentially damage a calculation. By default, on-chip exception handlers may be invoked to field these exceptions so that a reasonable result is produced, and execution may proceed without program interruption. Alternatively, the NPX can signal the CPU, invoking a software exception handler whenever various types of exceptions are detected.

80287 to advantage. Indeed, the 80287 presents the imaginative system designer with an opportunity

gous to the thousands of successful products that have been built around "buried" microprocessors, even though the products themselves bear little resemblance to computers.

The NPX's versatility and performance make it appropriate to a broad array of numeric applications. In general, applications that exhibit any of the following characteristics can benefit by implementing numeric processing on the 80287:

- Numeric data vary over a wide range of values, or include nonintegral values.
- Algorithms produce very large or very small intermediate results. X9Al and lo animostidate and
- · Computations must be very precise; i.e., a large number of significant digits must be maintained.
- Performance requirements exceed the capacity of traditional microprocessors of bia soring to alevel
- Consistently safe, reliable results must be delivered using a programming staff that is not expert in numerical techniques.

Note also that the 80287 can reduce software development costs and improve the performance of systems that use not only real numbers, but operate on multiprecision binary or decimal integer values as well.

A few examples, which show how the 80287 might be used in specific numerics applications, are described below. In many cases, these types of systems have been implemented in the past with minicomputers. The advent of the 80287 brings the size and cost savings of microprocessor technology to these applications for the first time.

• Business data processing—The NPX's ability to accept decimal operands and produce *exact* decimal results of up to 18 digits greatly simplifies accounting programming. Financial calculations that use power functions can take advantage of the 80287's exponentiation and logarithmic instructions.



- Process control—The 80287 solves dynamic range problems automatically, and its extended precision allows control functions to be fine-tuned for more accurate and efficient performance. Control algorithms implemented with the NPX also contribute to improved reliability and safety, while the 80287's speed can be exploited in real-time operations.
- Computer numerical control (CNC)—The 80287 can move and position machine tool heads with accuracy in real-time. Axis positioning also benefits from the hardware trigonometric support provided by the 80287.
- Robotics—Coupling small size and modest power requirements with powerful computational abilicaties, the NPX is ideal for on-board six-axis positioning.
- Navigation—Very small, lightweight, and accurate inertial guidance systems can be implemented
 with the 80287. Its built-in trigonometric functions can speed and simplify the calculation of position
 from bearing data.
- Graphics terminals—The 80287 can be used in graphics terminals to locally perform many functions that normally demand the attention of a main computer; these include rotation, scaling, and interpolation. By also using an 82720 Graphics Display Controller to perform high speed data transfers, an very powerful and highly self-sufficient terminals can be built from a relatively small number of 80286 family parts.
- Data acquisition—The 80287 can be used to scan, scale, and reduce large quantities of data as it is collected, thereby lowering storage requirements and time required to process the data for analysis.

The preceding examples are oriented toward *traditional* numerics applications. There are, in addition, many other types of systems that do not appear to the end user as *computational*, but can employ the 80287 to advantage. Indeed, the 80287 presents the imaginative system designer with an opportunity similar to that created by the introduction of the microprocessor itself. Many applications can be viewed as numerically-based if sufficient computational power is available to support this view. This is analogous to the thousands of successful products that have been built around "buried" microprocessors, even though the products themselves bear little resemblance to computers.

Upgradability

The architecture of the iAPX 286/10 CPU is specifically adapted to allow easy upgradability to an iAPX 286/20 system, simply by plugging in the 80287 NPX. For this reason, designers of iAPX 286/10 systems may wish to incorporate the 80287 NPX into their designs in order to offer two levels of price and performance at little additional cost.

Numeric data vary over a wide range of values, or include nonintegral values

Two features of the 80286 CPU make the design and support of upgradable iAPX 286 systems particularly simple:

- The 80286 can be programmed to recognize the presence of an 80287 NPX; that is, software can recognize whether it is running on an iAPX 286/10 or an iAPX 286/20 system.
- After determining whether the 80287 NPX is available, the 80286 CPU can be instructed to let the NPX execute all numeric instructions. If an 80287 NPX is not available, the 80286 CPU can emulate all 80287 numeric instructions in software. This emulation is completely transparent to the application software—the same object code may be used by both iAPX 286/10 and 286/20 systems. No relinking or recompiling of application software is necessary; the same code will simply execute faster on the iAPX 286/20 than on the iAPX 286/10 system.

To facilitate this design of upgradable iAPX 286/10 systems, Intel provides a software emulator for the 80287 that provides the functional equivalent of the 80287 hardware, implemented in software on

"l_eini

the 80286. Except for timing, the operation of this 80287 emulator (E80287) is the same as for the 80287 NPX hardware. When the emulator is combined as part of the systems software, the iAPX 286/10 system with 80287 emulation and the iAPX 286/20 (with 80287 hardware) are virtually indistinguishable to an application program. This capability makes it easy for software developers to maintain a single set of programs for both iAPX 286/10 and iAPX 286/20 systems. System manufacturers can offer the NPX as a simple plug-in performance option without necessitating any changes in the user's software.

to develop software for the iAPX 286/20 operating in Real-Address mospherical pnimmargory

The iAPX 286/20 is programmed as a single processor; all of the 80287 registers appear to a programmer as extensions of the basic 80286 register set. The 80286 has a class of instructions known as ESCAPE instructions, all having a common format. These ESC instructions are numeric instructions for the 80287 NPX. These numeric instructions for the 80287 are simply encoded into the instruction stream along with 80286 instructions.

All of the CPU memory-addressing modes may be used in programming the NPX, allowing convenient access to record structures, numeric arrays, and other memory-based data structures. All of the memory management and protection features of the CPU are extended to the NPX as well.

Numeric processing in the 80287 centers around the NPX register stack. Programmers can treat these eight 80-bit registers as either a fixed register set, with instructions operating on explicitly-designated registers, or a classical stack, with instructions operating on the top one or two stack elements.

Internally, the 80287 holds all numbers in a uniform 80-bit temporary-real format. Operands that may be represented in memory as 16-, 32-, or 64-bit integers, 32-, 64-, or 80-bit floating-point numbers, or 18-digit packed BCD numbers, are automatically converted into temporary-real format as they are loaded into the NPX registers. Computation results are subsequently converted back into one of these destination data formats when they are stored into memory from the NPX registers.

Table 1-2 lists each of the seven data types supported by the 80287, showing the data format for each type. All operands are stored in memory with the least significant digits starting at the initial (lowest) memory address. Numeric instructions access and store memory operands using only this initial address. For maximum system performance, all operands should start at even memory addresses.

Table 1-3. Principal NPX Instructions

| | е в дут Туре в | able 1-2. Numeric Dat | a Types | Class |
|-----------------|----------------|---|---------------------|---|
| Data Type nadox | (a Bits atal | Significant Digits (Decimal) |) bso_l Approx | ximate Range (Decimal) |
| Word integer | nl no 16 lame | ed, Square Poot, Scale, F bsolute Value, Extract | -32,768 | ≤ X ≤ +32,767 |
| Short integer | 32 | 9 | -2×10 ⁹ | $\leq X \leq +2 \times 10^9$ |
| Long integer | 64 | re, Examine, Test | -9×10 ¹⁸ | $\leq X \leq +9 \times 10^{18}$ |
| Packed decimal | 80 | 18 | -9999 | \leq X \leq +9999 (18 digits) |
| Short real | 32 | 6–7 | 8.43×10- | $ X \leq X \leq 3.37 \times 10^{38}$ |
| Long real | 64 | invital etc. 15-16 morion | 4.19×10 | $ X \le X \le 1.67 \times 10^{308}$ |
| Temporary real | 80 bes | ons, Initialier, Set Protect | 3.4×10-49 | $ X \le X \le 1.2 \times 10^{4932}$ |

80287, because all of the NPX instructions and data types are directly supported by the ASM286 Assembler and Intel's appropriate high-level languages.

Software routines for the iAPX 286/20 may be written in ASM286 Assembler or any of the following higher-level languages: you would be accommodated at suit a languages.

PL/M-286 PASCAL-286 FORTRAN-286 C-286

In addition, all of the development tools supporting the iAPX 86/20 (8086 and 8087) can also be used to develop software for the iAPX 286/20 operating in Real-Address mode.

All of these high-level languages provide programmers with access to the computational power and speed of the 80287 without requiring an understanding of the architecture of the 80286 and 80287 chips. Such architectural considerations as concurrency and data synchronization are handled automatically by these high-level languages. For the ASM286 programmer, specific rules for handling these issues are discussed in a later section of this supplement.

management and profection features of the CPU are extended to the NPX as well.

Numeric processing in the 80287 centers around the NPX register stack. Property Prop

As an extension of the iAPX 286/10 processor, the 80287 is wired very much in parallel with the 80286 CPU. Four special status signals, PEREQ, PEACK, BUSY, and ERROR, permit the two processors to coordinate their activities. The 80287 NPX also monitors the 80286 SI, SO, COD/INTA, READY, HLDA, and CLK pins to monitor the execution of ESC instructions (numeric instructions) by the 80286.

As shown in figure 1-2, the 80287 NPX is divided internally into two processing elements; the Bus Interface Unit (BIU) and the Numeric Execution Unit (NEU). The two units operate independently of one another: the BIU receives and decodes instructions, requests operand transfers with memory, and executes processor control instructions, whereas the NEU processes individual numeric instructions.

Table 1-3. Principal NPX Instructions

| Class | seqyT atsQ pinemuM Instruction Types |
|--------------------------------|--|
| Data Transfer se etemb | Load (all data types), Store (all data types), Exchange |
| Arithmetic $787,98+ \ge X \ge$ | Sign, Absolute Value, Extract |
| Comparison | Compare, Examine, Test |
| Transcendental | Tangent, Arctangent, 2 ^x −1, Y•Log₂(X + 1), Y•Log₂(X) |
| Constants | 0, 1, π, Log ₁₀ 2, Log _e 2, Log ₂ 10, Log ₂ e |
| Processor Control | Load Control Word, Store Control Word, Store Status Word, Load Environment, Store Environment, Save, Restore, Clear Exceptions, Initialize, Set Protected Mode |






Figure 1-2. 80287 NPX Block Diagram

The BIU handles all of the status and signal lines between the 80287 and the 80286. The NEU executes all instructions that involve the register stack. These instructions include arithmetic, logical, transcendental, constant, and data transfer instructions. The data path in the NEU is 84 bits wide (68 fraction bits, 15 exponent bits, and a sign bit), allowing internal operand transfers to be performed at very high speeds.

The 80287 executes a single numeric instruction at a time. Before executing most ESC instructions, the 80286 tests the BUSY pin and, before initiating the command, waits until the 80287 indicates that it is not busy. Once initiated, the 80286 continues program execution, while the 80287 executes the numeric instruction. Unlike iAPX 86/20 systems, which required a WAIT instruction to test the BUSY signal before each ESC opcode, these WAIT instructions are permissible, but not necessary, in iAPX 286/20 programs.

In all cases, a WAIT or ESC instruction should be inserted after any 80287 store to memory (except FSTSW or FSTCW) or load from memory (except FLDENV, FLDCW, or FRSTOR) before the 80286 reads or changes the memory value.

When needed, all data transfers between memory and the 80287 NPX are performed by the 80286 CPU, using its Processor Extension Data Channel. Numeric data transfers performed by the 80286 use the same timing as any other bus cycle, and all such transfers come under the supervision of the iAPX 286 memory management and protection mechanisms. The 80286 Processor Extension Data Channel and the hardware interface between the 80286 and 80287 processors are described in Chapter Six of the iAPX 286 Hardware Reference Manual.

From the programmer's perspective, the 80287 can be considered just an extension of the 80286 processor. All interaction between the 80286 and the 80287 processors on the hardware level is handled automatically by the 80286 and is transparent to the software.



To communicate with the 80287, the 80286 uses the reserved I/O port addresses 00F8H, 00FAH, and 00FCH (I/O ports numbered 00F8H through 00FFH are reserved for the 80286/80287 interface). These I/O operations are performed automatically by the 80286 and are distinct from I/O operations that result from program I/O instructions. I/O operations resulting from the execution of ESC instructions are completely transparent to software. Any program may execute ESCAPE (numeric) instructions, without regard to its current I/O Privilege Level (IOPL).

To guarantee correct operation of the 80287, iAPX 286 programs must not perform any explicit I/O operations to any of the eight ports reserved for the 80287. The IOPL of the iAPX 286 can be used to protect the integrity of 80287 computations in multiuser reprogrammable applications, preventing any accidental or other tampering with the 80287 (see Chapter Eight of the iAPX 286 Operating System Writer's Guide).

80287 NUMERIC PROCESSOR ARCHITECTURE

To the programmer, the 80287 NPX appears as a set of additional registers complementing those of the 80286. These additional registers consist of

Figure 1-2, 80287 NPX Block Diagram

- · Eight individually-addressable 80-bit numeric registers, organized as a register stack
- Three sixteen-bit registers containing:
 - an NPX status word
 - an NPX control word
 - a tag word
- Four 16-bit registers containing the NPX instruction and data pointers

All of the NPX numeric instructions focus on the contents of these NPX registers.

dental, constant, and data transfer instructions. The data path in the NEU is 84 bits wide (68 fraction bits, 15 exponent bits, and a sign bit), allowing internal operand transfe stack are stacked.

The 80287 register stack is shown in figure 1-3. Each of the eight numeric registers in the 80287's register stack is 80 bits wide and is divided into fields corresponding to the NPX's temporary-real data type.

Numeric instructions address the data registers relative to the register on the top of the stack. At any point in time, this top-of-stack register is indicated by the ST (Stack Top) field in the NPX status word. Load or push operations decrement ST by one and load a value into the new top register. A store-and-pop operation stores the value from the current ST register and then increments ST by one. Like 80286 stacks in memory, the 80287 register stack grows down toward lower-addressed registers.

Many numeric instructions have several addressing modes that permit the programmer to implicitly operate on the top of the stack, or to explicitly operate on specific registers relative to the ST. The ASM286 Assembler supports these register addressing modes, using the expression ST(0), or simply ST, to represent the current Stack Top and ST(i) to specify the ith register from ST in the stack ($0 \le 1 \le 7$). For example, if ST contains 011B (register 3 is the top of the stack), the following statement would add the contents of the top two registers on the stack (registers 3 and 5):

FADD ST, ST(2)

The stack organization and top-relative addressing of the numeric registers simplify subroutine programming by allowing routines to pass parameters on the register stack. By using the stack to pass parameters rather than using "dedicated" registers, calling routines gain more flexibility in how they

1-8 122164-001






Figure 1-3. 80287 Register Set

use the stack. As long as the stack is not full, each routine simply loads the parameters onto the stack before calling a particular subroutine to perform a numeric calculation. The subroutine then addresses its parameters as ST, ST(1), etc., even though ST may, for example, refer to physical register 3 in one invocation and physical register 5 in another.

The NPX Status Word

The 16-bit status word shown in figure 1-4 reflects the overall state of the 80287. This status word may be stored into memory using the FSTSW/FNSTSW, FSTENV/FNSTENV, and FSAVE/FNSAVE instructions, and can be transferred into the 80286 AX register with the FSTSW AX/FNSTSW AX instructions, allowing the NPX status to be inspected by the CPU.

The Busy bit (bit 15) and the \overline{BUSY} pin indicate whether the 80287's execution unit is idle (B=0) or is executing a numeric instruction or signalling an exception (B=1). (The instructions FNSTSW, FNSTSW AX, FNSTENV, and FNSAVE do not set the Busy bit themselves, nor do they require the Busy bit to be clear in order to execute.)

The four NPX condition code bits (C₀-C₃) are similar to the flags in a CPU: the 80287 updates these bits to reflect the outcome of arithmetic operations. The effect of these instructions on the condition code bits is summarized in table 1-4. These condition code bits are used principally for conditional branching. The FSTSWAX instruction stores the NPX status word directly into the CPU AX register, allowing these condition codes to be inspected efficiently by 80286 code.

Bits 12-14 of the status word point to the 80287 register that is the current Stack Top (ST). The significance of the stack top has been described in the section on the Register Stack.






Figure 1-4. 80287 Status Word

Table 1-4. Interpreting the NPX Condition Codes

| Table 14. Interpreting the III A condition codes | | | | | |
|--|--|------------------------------|--|---|--|
| Instruction Type | C ₃ abs | C ₂ | oh rOuting | not •211, ea | si along on Interpretation stank is |
| Compare, Test | reference property pr | 0 0 0 1 | X X X | a though S neotion 1 | ST > Source or 0 (FTST) ST < Source or 0 (FTST) ST = Source or 0 (FTST) ST is not comparable |
| Remainder | Ω ₁ TheU028 | 0 all s f ate of | Q₀ esvo Ufi at | Q₂ o=l-dUefleo | Complete reduction with three low bits of quotient in C ₀ , C ₃ , and C ₁ |
| AX/F enimaxa Axio Axio Axio Axio Axio Axio Axio Axio | 0 | the COU. the 10287 ption (8= | ected by the following state of the following | o o divide de la constanta de | |
| re 80287 updates these ctions on the condition cipally for conditions the CPU AX register | nese mstru s usell pri | effect of the de bits an | ions of he ndi On co | etic operati Thitse co | Empty Register Invalid, positive, exponent = 0 Empty Register Invalid, negative, exponent = 0 Empty Register |

- 1. ST = Top of stack 3. U = value is undefined following instruction 2. X = value is not affected by instruction 4. Q_n = Quotient bit n following complete reduction (C_2 =0)



Figure 1-4 shows the six error flags in bits 0-5 of the status word. Bit 7 is the error summary status (ES) bit. ES is set if any unmasked exception bits are set, and is cleared otherwise. If this bit is set, the ERROR signal is asserted. Bits 0-5 indicate whether the NPX has detected one of six possible exception conditions since these status bits were last cleared or reset.

Control Word

The NPX provides the programmer with several processing options, which are selected by loading a word from memory into the control word. Figure 1-5 shows the format and encoding of the fields in the control word.

All anything in a words as about a taking and in taking those to street on the control word.

The low-order byte of this control word configures the 80287 error and exception masking. Bits 0-5 of the control word contain individual masks for each of the six exception conditions recognized by the 80287. The high-order byte of the control word configures the 80287 processing options, including

- · Precision control
- · Rounding control
- · Infinity control

The Precision control bits (bits 8-9) can be used to set the 80287 internal operating precision at less than the default precision (64-bit significand). These control bits can be used to provide compatibility with the earlier-generation arithmetic processors having less precision than the 80287, as required by the IEEE 754 standard. Setting a lower precision, however, will not affect the execution time of numeric calculations.




Figure 1-5. 80287 Control Word Format

round-to-nearest-even mode specified in the IEEE 754 standard.

The infinity control bit (bit 12) determines the manner in which the 80287 treats the special values of infinity. Either affine closure (where positive infinity is distinct from negative infinity) or projective closure (infinity is treated as a single unsigned quantity) may be specified. These two alternative views of infinity are discussed in the section on Computation Fundamentals.

word from memory into the control word. Figure 1-5 shows the format and brow into the control word.

The tag word indicates the contents of each register in the register stack, as shown in figure 1-6. The tag word is used by the NPX itself in order to track its numeric registers and optimize performance. Programmers may use this tag information to interpret the contents of the numeric registers. The tag values are stored in the tag word corresponding to the physical registers 0-7. Programmers must use the current Stack Top (ST) pointer stored in the NPX status word to associate these tag values with the relative stack registers ST(0) through ST(7).

The NPX Instruction and Data Pointers

The NPX instruction and data registers provide support for programmed exception-handlers. Whenever the 80287 executes a math instruction, the NPX internally saves the instruction address, the operand address (if present), and the instruction opcode. The 80287 FSTENV and FSAVE instructions store this data into memory, allowing exception handlers to determine the precise nature of any numeric exceptions that may be encountered.

When stored in memory, the instruction and data pointers appear in one of two formats, depending on the operating mode of the 80287. Figure 1-7 shows these pointers as they are stored following an FSTENV instruction. In Real-Address mode, these values are the 20-bit physical address and 11-bit opcode formatted like the 8087. In Protected mode, these values are the 32-bit virtual addresses used by the program that executed the ESC instruction.

The instruction address saved in the 80287 will point to any prefixes that preceded the instruction. This is different from the 8087, for which the instruction address pointed only to the ESC instruction opcode.




Figure 1-6. 80287 Tag Word Format

1=12




Figure 1-7. 80287 Instruction and Data Pointer Image in Memory

COMPUTATION FUNDAMENTALS

This section covers 80287 programming concepts that are common to all applications. It describes the 80287's internal number system and the various types of numbers that can be employed in NPX programs. The most commonly used options for rounding, precision, and infinity (selected by fields in the control word) are described, with exhaustive coverage of less frequently used facilities deferred to later sections. Exception conditions that may arise during execution of NPX instructions are also described along with the options that are available for responding to these exceptions.

Number System

The system of real numbers that people use for pencil and paper calculations is conceptually infinite and continuous. There is no upper or lower limit to the magnitude of the numbers one can employ in a calculation, or to the precision (number of significant digits) that the numbers can represent. When considering any real number, there is always an infinity of numbers both larger and smaller. There is also an infinity of numbers between (i.e., with more significant digits than) any two real numbers. For example, between 2.5 and 2.6 are 2.51, 2.5897, 2.500001, etc.

While ideally it would be desirable for a computer to be able to operate on the entire real number system, in practice this is not possible. Computers, no matter how large, ultimately have fixed-size registers and memories that limit the system of numbers that can be accommodated. These limitations determine both the range and the precision of numbers. The result is a set of numbers that is finite and discrete, rather than infinite and continuous. This sequence is a subset of the real numbers that is designed to form a useful approximation of the real number system.

122164-001



Figure 1-8 superimposes the basic 80287 real number system on a real number line (decimal numbers are shown for clarity, although the 80287 actually represents numbers in binary). The dots indicate the subset of real numbers the 80287 can represent as data and final results of calculations. The 80287's range is approximately $\pm 4.19 \times 10^{-307}$ to $\pm 1.67 \times 10^{308}$. Applications that are required to deal with data and final results outside this range are rare. For reference, the range of the IBM 370 is about $\pm 0.54 \times 10^{-78}$ to $\pm 0.72 \times 10^{76}$.

The finite spacing in figure 1-8 illustrates that the NPX can represent a great many, but not all, of the real numbers in its range. There is always a gap between two adjacent 80287 numbers, and it is possible for the result of a calculation to fall in this space. When this occurs, the NPX rounds the true result to a number that it can represent. Thus, a real number that requires more digits than the 80287 can accommodate (e.g., a 20-digit number) is represented with some loss of accuracy. Notice also that the 80287's representable numbers are not distributed evenly along the real number line. In fact, an equal number of representable numbers exists between successive powers of 2 (i.e., as many representable numbers exist between 2 and 4 as between 65,536 and 131,072). Therefore, the gaps between representable numbers are larger as the numbers increase in magnitude. All integers in the range $\pm 2^{64}$ (approximately $\pm 10^{18}$), however, are exactly representable.

In its internal operations, the 80287 actually employs a number system that is a substantial superset of that shown in figure 1-8. The internal format (called temporary real) extends the 80287's range to about $\pm 3.4 \times 10^{-4932}$ to $\pm 1.2 \times 10^{4932}$, and its precision to about 19 (equivalent decimal) digits. This format is designed to provide extra range and precision for constants and intermediate results, and is not normally intended for data or final results.




Figure 1-8. 80287 Number System 1990 Miles & miles of beings

"leftni

From a practical standpoint, the 80287's set of real numbers is sufficiently large and dense so as not to limit the vast majority of microprocessor applications. Compared to most computers, including mainframes, the NPX provides a very good approximation of the real number system. It is important to remember, however, that it is not an exact representation, and that arithmetic on real numbers is inherently approximate.

Conversely, and equally important, the 80287 does perform exact arithmetic on integer operands. That is, an operation on two integers returns an exact integral result, provided that the true result is an integer and is in range. For example, $4 \div 2$ yields an exact integer, $1 \div 3$ does not, and $2^{40} \times 2^{30} + 1$ does not, because the result requires greater than 64 bits of precision.

ONG INTEGER S MAGNITUDE (TWO'S COMPLEMENT)

Data Types and Formats

The 80287 recognizes seven numeric data types, divided into three classes: binary integers, packed decimal integers, and binary reals. A later section describes how these formats are stored in memory (the sign is always located in the highest-addressed byte). Figure 1-9 summarizes the format of each data type. In the figure, the most significant digits of all numbers (and fields within numbers) are the leftmost digits. Table 1-5 provides the range and number of signficant (decimal) digits that each format can accommodate.

ONG REAL S EXPONENT SIGNIFICAND SIGNIFICAND

The three binary integer formats are identical except for length, which governs the range that can be accommodated in each format. The leftmost bit is interpreted as the number's sign: 0 = positive and 1 = negative. Negative numbers are represented in standard two's complement notation (the binary integers are the only 80287 format to use two's complement). The quantity zero is represented with a positive sign (all bits are 0). The 80287 word integer format is identical to the 16-bit signed integer data type of the 80286.

Decimal integers are stored in packed decimal notation, with two decimal digits "packed" into each byte, except the leftmost byte, which carries the sign bit (0=positive, 1=negative). Negative numbers are not stored in two's complement form and are distinguished from positive numbers only by the sign bit. The most significant digit of the number is the leftmost digit. All digits must be in the range 0H-9H.

REAL NUMBERS

The 80287 stores real numbers in a three-field binary format that resembles scientific, or exponential, notation. The number's significant digits are held in the significand field, the exponent field locates the binary point within the significant digits (and therefore determines the number's magnitude), and the sign field indicates whether the number is positive or negative. (The exponent and significand are analogous to the terms "characteristic" and "mantissa" used to describe floating point numbers on some computers.) Negative numbers differ from positive numbers only in the sign bits of their significands.

1-15

122164-001




Figure 1-9. Data Formats

Table 1-5 shows how the real number 178.125 (decimal) is stored in the 80287 short real format. The table lists a progression of equivalent notations that express the same value to show how a number can be converted from one form to another. The ASM286 and PL/M-286 language translators perform a similar process when they encounter programmer-defined real number constants. Note that not every decimal fraction has an exact binary equivalent. The decimal number 1/10, for example, cannot be expressed exactly in binary (just as the number 1/3 cannot be expressed exactly in decimal). When a translator encounters such a value, it produces a rounded binary approximation of the decimal value.

viost applications should use the notation of a second applications should use the provider

| nemory, noistatoN ould be | | laVications that are cons | unicient range and precision to retur- hort real format is appropriate for | | | | | | |
|--|--|---|---|--|--|--|--|--|--|
| Ordinary Decimal | ecognized that this format provides a smaller margin of safety. It is also used secause roundoff problems will manifest themselves more quick 21.87List. | | | | | | | | |
| Scientific Decimal | 1 _∆ 78125 | holding intermediate resinal results from the ci123 | ormat should normally be reserved to its extra length is designed to shield fi | | | | | | |
| Scientific Binary | 1 _{\(\Delta\)} 01100 | 10001E111 | n sate mediate calculations. However nost microcomputer applications. | | | | | | |
| Scientific Binary (Biased Exponent) | 1 _{\(\Delta\)} 01100 | 10001E10000110 | Rounding Control | | | | | | |
| 80287 Short Real | Sign | Biased Exponent | nternally, the bracilingic ploys three e | | | | | | |
| (Normalized) | the 80087 de stination cos | | 01100100010000000000000000000000000000 | | | | | | |

The NPX usually carries the digits of the significand in normalized form. This means that, except for the value zero, the significand is an *integer* and a *fraction* as follows:

1 Afff...ff

where Δ indicates an assumed binary point. The number of fraction bits varies according to the real format: 23 for short, 52 for long, and 63 for temporary real. By normalizing real numbers so that their integer bit is always a 1, the 80287 eliminates leading zeros in small values (M < 1). This technique maximizes the number of significant digits that can be accommodated in a significant of a given width. Note that, in the short and long real formats, the integer bit is *implicit* and is not actually stored; the integer bit is physically present in the temporary real format only.

If one were to examine only the signficand with its assumed binary point, all normalized real numbers would have values between 1 and 2. The exponent field locates the *actual* binary point in the significant digits. Just as in decimal scientific notation, a positive exponent has the effect of moving the binary point to the right, and a negative exponent effectively moves the binary point to the left, inserting leading zeros as necessary. An unbiased exponent of zero indicates that the position of the assumed binary point is also the position of the actual binary point. The exponent field, then, determines a real number's magnitude.

In order to simplify comparing real numbers (e.g., for sorting), the 80287 stores exponents in a biased form. This means that a constant is added to the *true exponent* described above. The value of this bias is different for each real format (see figure 1-9). It has been chosen so as to force the *biased exponent* to be a positive value. This allows two real numbers (of the same format and sign) to be compared as if they are unsigned binary integers. That is, when comparing them bitwise from left to right (beginning with the leftmost exponent bit), the first bit position that differs orders the numbers; there is no need to proceed further with the comparison. A number's true exponent can be determined simply by subtracting the bias value of its format.

The short and long real formats exist in memory only. If a number in one of these formats is loaded into an 80287 register, it is automatically converted to temporary real, the format used for all internal operations. Likewise, data in registers can be converted to short or long real for storage in memory. The temporary real format may be used in memory also, typically to store intermediate results that cannot be held in registers.

sufficient range and precision to return correct results with a minimum of programmer attention. The short real format is appropriate for applications that are constrained by memory, but it should be recognized that this format provides a smaller margin of safety. It is also useful for debugging algorithms, because roundoff problems will manifest themselves more quickly in this format. The temporary real format should normally be reserved for holding intermediate results, loop accumulations, and constants. Its extra length is designed to shield final results from the effects of rounding and overflow/underflow in intermediate calculations. However, the range and precision of the long real form are adequate for most microcomputer applications.

Rounding Control

Internally, the 80287 employs three extra bits (guard, round, and sticky bits) that enable it to represent the infinitely precise true result of a computation; these bits are not accessible to programmers. Whenever the destination can represent the infinitely precise true result, the 80287 delivers it. Rounding occurs in arithmetic and store operations when the format of the destination cannot exactly represent the infinitely precise true result. For example, a real number may be rounded if it is stored in a shorter real format, or in an integer format. Or, the infinitely precise true result may be rounded when it is returned to a register.

The NPX has four rounding modes, selectable by the RC field in the control word (see figure 1-5). Given a true result b that cannot be represented by the target data type, the 80287 determines the two representable numbers a and c that most closely bracket b in value (a < b < c). The processor then rounds (changes) b to a or to c according to the mode selected by the RC field as shown in table 1-6. Round introduces an error in a result that is less than one unit in the last place to which the result is rounded. "Round to nearest" is the default mode and is suitable for most applications; it provides the most accurate and statistically unbiased estimate of the true result. The chop mode is provided for integer arithmetic applications.

"Round up" and "round down" are termed directed rounding and can be used to implement interval arithmetic. Interval arithmetic generates a certifiable result independent of the occurrence of rounding and other errors. The upper and lower bounds of an interval may be computed by executing an algorithm twice, rounding up in one pass and down in the other.

Precision Control more right, and a negative exponent effectively moves the binary point to the right, and a negative exponent effectively moves the binary point to the right, and a negative exponent effectively moves the binary point to the property of the property of

The 80287 allows results to be calculated with either 64, 53, or 24 bits of precision in the significand as selected by the precision control (PC) field of the control word. The default setting, and the one that is best suited for most applications, is the full 64 bits of significance provided by the temporary-

eading zeros as necessary. An unbiased exponent of zero indicates that the position

Table 1-6. Rounding Modes

| RC Field | (ngis ball Rounding Mode 1 10) and | e a positive noits Action eal num | | | | | |
|--|------------------------------------|--|--|--|--|--|--|
| nbers; 00cre is no rmined simply by | Round to nearest | Closer to b of a or c; if equally close, select even number (the one whose least significant bit is zero). | | | | | |
| 01 | Round down (toward $-\infty$) | a | | | | | |
| 10 to be | Round up (toward +∞) | The short and long real formats exist in memo into an 80287 register, it is automatically conve | | | | | |
| orage intracmory. | Chop (toward 0) de or betrevno | Smaller in magnitude of a or c | | | | | |

NOTE: a < b < c; a and c are representable, b is not.

"lofn

real format. The other settings are required by the proposed IEEE standard, and are provided to obtain compatibility with the specifications of certain existing programming languages. Specifying less precision nullifies the advantages of the temporary real format's extended fraction length, and does not increase execution speed. When reduced precision is specified, the rounding of the fractional value clears the unused bits on the right to zeros.

Infinity Control

The 80287's system of real numbers may be closed by either of two models of infinity. These two means of closing the number system, projective and affine closure, are illustrated schematically in figure 1-10. The setting of the IC field in the control word selects one model or the other. The default means of closure is projective, and this is recommended for most computations. When projective closure is selected, the NPX treats the special values $+\infty$ and $-\infty$ as a single unsigned infinity (similar to its treatment of signed zeros). In the affine mode the NPX respects the signs of $+\infty$ and $-\infty$.

While affine mode may provide more information than projective, there are occasions when the sign may in fact represent misinformation. For example, consider an algorithm that yields an intermediate result x of +0 and -0 (the same numeric value) in different executions. If 1/x were then computed in affine mode, two entirely different values ($+\infty$ and $-\infty$) would result from numerically identical values of x. Projective mode, on the other hand, provides less information but never returns misinformation. In general, then, projective mode should be used globally, with affine mode reserved for local computations where the programmer can take advantage of the sign and knows for certain that the nature of the computations will not produce a misleading result.

SPECIAL COMPUTATIONAL SITUATIONS

Besides being able to represent positive and negative numbers, the 80287 data formats may be used to describe other entities. These special values provide extra flexibility, but most users will not need to understand them in order to use the 80287 successfully. This section describes the special values that may occur in certain cases and the significance of each. The 80286 exceptions are also described, for writers of exception handlers and for those interested in probing the limits of computation using the 80287.

The material presented in this section is mainly of interest to programmers concerned with writing exception handlers. For many readers, this section can be browsed lightly.




Figure 1-10. Projective versus Affine Closure in less a to sulav stuloada



real format. The other settings are required by the proposed IEEE stands eauls Values are required by the proposed IEEE stands eauls Values.

The 80287 data formats encompass encodings for a variety of special values in addition to the typical real or integer data values that result from normal calculations. These special values have significance and can express relevant information about the computations or operations that produced them. The various types of special values are

- Non-normal real numbers, including denormals

 The 80287's system of real numbers may be closed by either of two models of infinity. Talamronnu cans.
- of closing the number system, projective and affine closure, are illustrated some source of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in the control word selects one model or the setting of the IC field in th
- Positive and negative infinity instrument of commended for most computative infinity is projective, and this is recommended for most computative infinity in the computation of closure is projective.
- selected, the NPX treats the special values + co and co as a single unsign (radmuN-a-toN) NaN its-
- Indefinite

The following description explains the origins and significance of each of these special values. Tables 1-12 through 1-15 at the end of this section show how each of these special values is encoded for each of the numeric data types.

mation. In general, then, projective mode should be used globally, with a financial state of the sign STARMUN LAST LAMPONNON computations where the programmer can take advantage of the sign STARMUN LAST LAMPONNON

As described previously, the 80287 generally stores nonzero real numbers in normalized floating-point form; that is, the integer (leading) bit of the significand is always a 1. This bit is explicitly stored in the temporary real format, and is implicitly assumed to be a one (1_{Δ}) in the short- and long-real formats. Since leading zeros are eliminated, normalized storage allows the maximum number of significant digits to be held in a significant of a given width.

When a floating-point numeric value becomes very close to zero, normalized storage cannot be used to express the value accurately. To accommodate these instances, the 80287 can store and operate on reals that are not normalized, i.e., whose significands contain one or more leading zeros. Nonnormals typically arise when the result of a calculation yields a value that is too small to be represented in normal form.

Nonnormal values can exist in one of two forms:

- The floating-point exponent may be stored at its most negative value (a Denormal),
- The integer bit (and perhaps other leading bits) of the significand may be zero (an Unnormal).

The leading zeros of nonnormals permit smaller numbers to be represented, at the cost of some lost precision (the number of significant bits is reduced by the leading zeros). In typical algorithms, extremely small values are most likely to be generated as intermediate, rather than final results. By using the NPX's temporary real format for holding intermediate, values as small as $\pm 3.4 \times 10^{-4932}$ can be represented; this makes the occurrence of nonnormal numbers a rare phenomenon in 80287 applications. Nevertheless, the NPX can load, store, and operate on nonnormalized real numbers when they do occur.

Denormals and Gradual Underflow

A denormal is the result of the NPX's response to an underflow exception when that exception has been masked by the programmer (see the 80287 control word, figure 1-5). Underflow occurs when the absolute value of a real number becomes too small to be represented in the destination format, that is,



"l_ojni

when the exponent of the true result is too negative to be represented in the destination format. For example, a true exponent of -130 will cause underflow if the destination is short real, because -126 is the smallest exponent this format can accommodate. No underflow would occur if the destination were long real or temporary real, since these formats can handle exponents down to -1023 and -16,383, respectively.

Most computers underflow "abruptly:" they simply return a zero result, which is likely to produce an unacceptable final result if computation continues. The 80287, on the other hand, underflows "gradually" when the underflow exception is masked. Gradual underflow is accomplished by denormalizing the result until it is just within the exponent range of the destination format. Denormalizing means incrementing the true result's exponent and inserting a corresponding leading zero in the significand, shifting the rest of the significand one place to the right. Denormal values may occur in any of the short-real, long-real, or temporary-real formats. Table 1-7 illustrates how a result might be denormalized to fit a short-real destination.

The intent of the 80287's masked response to underflow is to allow computation to continue without program intervention, while introducing an error that carries about the same risk of contaminating the final result as roundoff error. Roundoff (precision) errors occur frequently in real number calculations; sometimes they spoil the result of computation, but often they do not. Recognizing that roundoff errors are often nonfatal, computation usually proceeds, and the programmer inspects the final results to see if these errors have had a significant effect. The 80287's masked underflow response allows programmers to treat underflows in a similar manner; the computation continues and the programmer can examine the final result to determine if an underflow has had important consequences. (If the underflow has had a significant effect, an invalid operation will probably be signalled later in the computation.)

Denormalization produces a denormal or a zero. Denormals are readily identified by their exponents, which are always the minimum for their formats; in biased form, this is always the bit string: 00...00. This same exponent value is also assigned to the zeros, but a denormal has a nonzero significand. A denormal in a register is tagged special. Tables 1-14 and 1-15 later in this chapter show how denormal values are encoded in each of the real data formats.

The denormalization process may cause the loss of low-order significand bits as they are shifted off the right. In a severe case, *all* the significand bits of the true result are shifted out and replaced by the leading zeros. In this case, the result of denormalization is a true zero, and if the value is in a register, it is tagged as such. However, this is a comparatively rare occurrence and, in any case, is no worse than "abrupt" underflow.

Table 1-7. Denormalization Process

| Operation | Sign | Exponent ⁽¹⁾ | Significand | | | | |
|-------------------------|-------------------|-------------------------|----------------------------------|--|--|--|--|
| True Result | to Denormal Op | 8. Exceptions Due | 1 _Δ 0101110000 | | | | |
| Denormalize nogee 7 bea | ssM 0 | -128 x3 | 0 _∆ 10101110000 | | | | |
| Denormalize | 0 | -127 | 0 _{\Delta} 010101110000 | | | | |
| Denormalize Ismoonu | Load as equivalen | -126 | 0∆0010101110000 | | | | |
| Denormal Result(2) | Now a (i) havno | -126 | 0∆0010101110000 | | | | |

Convert (in a work area) denormal to equit; SaTON

- (1) Expressed as unbiased, decimal number.
- (2) Before storing, significand is rounded to 24 bits, integer bit is dropped, and exponent is biased by adding 126.

small results during the evaluation of intermediate subexpressions; the final result is usually of an appropriate magnitude for its short or long real destination. If intermediate results are held in temporary real, as is recommended, the great range of this format makes underflow very unlikely. Denormals are likely to arise only when an application generates a great many intermediates, so many that they cannot be held on the register stack or in temporary real memory variables. If storage limitations force the use of short or long reals for intermediates, and small values are produced, underflow may occur, and, if masked, may generate denormals.

Accessing a denormal may produce an exception as shown in table 1-8. (The denormalized exception signals that a denormal has been fetched.) Denormals may have reduced significance due to lost low-order bits, and an option of the proposed IEEE standard precludes operations on nonnormalized operands. This option may be implemented in the form of an exception handler that responds to unmasked denormalized exceptions. Most users will mask this exception so that computation may proceed; any loss of accuracy will be analyzed by the user when the final result is delivered.

As table 1-8 shows, the division and remainder operations do not accept denormal divisors and raise the invalid operation exception. Recall also that the transcendental instructions require normalized operands and do not check for exceptions. In all other cases, the NPX converts denormals to unnormals, and the rules governing unnormal arithmetic then apply (unnormals are described in the following section).

Unnormals—Descendents of Denormal Operands

An unnormal is the result of a computation using denormal operands and is therefore the descendent of the 80287's masked underflow response. An unnormal may exist only in the temporary real format; it may have any exponent that a normal value may have (that is, in biased form any nonzero value), but it is distinguished from a normal by the integer bit of its significand, which is always 0. An unnormal in a register is tagged valid. Unnormals are distinct from denormals, which have an exponent of 00...00 in biased form.

Unnormals allows arithmetic to continue following an underflow while still retaining their identity as numbers that may have reduced significance. That is, unnormal operands generate unnormal results, so long as their unnormality has a significant effect on the result. Unnormals are thus prevented from "masquerading" as normals, numbers that have full significance. On the other hand, if an unnormal has an insignificant effect on a calculation with a normal, the result will be normal. For example, adding a small unnormal to a large normal yields a normal result. The converse situation yields an unnormal.

Table 1-8. Exceptions Due to Denormal Operands

| OOOperation AO | Exception | Denormalismone O Masked Response ilsmone O |
|---|-------------------------|--|
| FLD (short/long real) | D | Load as equivalent unnormal |
| Arithmetic (except following) | -126 | Convert (in a work area) denormal to equivalent unnormal and proceed |
| Compare and test | D | Convert (in a work area) denormal to equivalent unnormal and proceed |
| Division or FPREM with denormal divisor | I eger bit is droppe | Return real indefinite Return real indefinite |

1-22



Table 1-9 shows how the instruction set deals with unnormal operands. Note that the unnormal may be the original operand or a temporary created by the 80287 from a denormal.

ZEROS AND PSEUDO ZEROS

The value zero in the real and decimal integer formats may be signed either positive or negative, although the sign of a binary integer zero is always positive. For computational purposes, the value of zero always behaves identically, regardless of sign, and typically the fact that a zero may be signed is transparent to the programmer. If necessary, the FXAM instruction may be used to determine a zero's sign.

The zeros discussed above are called true zeros; if one of them is loaded or generated in a register, the register is tagged zero. Table 1-10 lists the results of instructions executed with zero operands and also shows how a true zero may be created from nonzero operands.

Only the temporary real format may contain a special class of values called pseudo zeros. A pseudo zero is an unnormal whose significand is all zeros, but whose (biased) exponent is nonzero (true zeros have a zero exponent). Neither is a pseudo zero's exponent all ones, since this encoding is reserved for infinities and NANs. A pseudo zero result will be produced if two unnormals, containing a total of more than 64 leading zero bits in their significands, are multiplied together. This is a remote possibility in most applications, but it can happen.

Pseudo zero operands behave like unnormals, except in the following cases where they produce the same results as true zeros:

- Compare and test instructions
- · FRNDINT (round to integer)

BICA

Division, where the dividend is either a true zero or a pseudo zero (the divisor is a pseudo zero)

Table 1-9. Unnormal Operands and Results aulg X± X± aulg 0±

| Operation 0.1 | Result noitosutdu? |
|--|---|
| Addition/subtraction | Normalization of operand with larger abosolute value determines normalization of result. |
| Multiplication | If either operand is unnormal, result is unnormal. |
| Division (unnormal dividend only) | Result is unnormal. |
| FPREM (unnormal dividend only) | Result if normalized. |
| Division/FPREM (unnormal divisor) | Signal invalid operation. 0-*0-,0+*0+ 0+*0-,0-*0+ |
| Compare/FTST | Normalize as much as possible before making comparison. |
| FRNDINT | Normalize as much as possible before rounding. |
| FSQRT | Signal invalid operation. |
| FST, FSTP (short/long real destination) | If value is above destination's underflow bound- ary, then signal invalid operation; else signal underflow. |
| FSTP (temporary real destination) | Store as usual. |
| and FIST, FISTP, FBSTP of Jengrami about qo | Signal invalid operation. |
| FLD | Load as usual. |
| is interpret the integer sign in the samhaxamer. | Exchange as usual. |
| Transcendental instructions of a second seco | Undefined; operands must be normal and are not checked. |



Intal

In addition and subtraction of a pseudo zero and a true zero or another pseudo zero, the pseudo zero(s) behaves like unnormals, except for the determination of the result's sign. The sign is determined as shown in table 1-10 for two true zero operands.

Table 1-10. Zero Operands and Results

| Operation/Operands | no to Result on av | Operation/Operands | ngiz Resultundili |
|--|-------------------------------|--|------------------------------|
| FLD, FBLD@ate to determine be used to | FXAM instruction | Division 2000 If necession | ransparent to the |
| +0 | +0 | ±0 ÷ ±0 | Invalid operation |
| -0 | -0 | ±X ÷ ±0 | Zerodivide |
| filD(2) regretated in a regretation | f one of them is los | $+0 \div +X, -0 \div -X$ | he zeros disc0 te |
| cuted with zero operands a 0+ale | of instruction tx | $+0 \div -X, -0 \div +X$ | TO De la retaine |
| +0 share operation of the state | ero operands. | $-X \div -Y, +X \div +Y \\ -X \div +Y, +X \div -Y$ | +0, underflow(8) |
| +0 | +0 | $-X \div +Y, +X \div -Y$ | -0, underflow ⁽⁸⁾ |
| -0 | ,-0 | a sintena man taman lang a | nly the temporar |
| es called pseudo zeros. (e)X+ud | | | |
| d) exponent is nonzero (trexzero | | | Invalid operation |
| since this encoding is resofted | | nt). Neither is 0 ± mar X ± 10 | |
| unnormals, containing a Ottl o | | | nfinities and 0+1 |
| gether. This is a remote pos0 bilit | s, are multipli0.Ho | | nore than 64 Omli |
| FIST, FISTP | | +X rem +Y, +X rem -Y | +0(9) |
| +0 | +0 | -X rem -Y, -X rem +Y | -0 _(a) |
| ng cases where they produce the | cept in the follow | nds behave like unnormals | seudo zero opera |
| +X(4) | +0 | | ame results a <u>o tr</u> u |
| —X ⁽⁴⁾ | +0 | -0 +0 | -0 +0 |
| Addition | | | Compare and te |
| +0 plus +0 | +0 | | |
| -0 plus -0 | -0 | ±0: +X | FRNDINT (10) |
| +0 plus -0, -0 plus +0 | | the dividend is cit 0 ± :0 ± 10 z | A = BroisiviC |
| -X plus +X, +X plus -X | *0(5) | ±0: -X | A > B |
| ±0 plus ±X, ±X plus ±0 | | | N > 5 |
| To bido TX, TX bido Taluadi | †X ⁽⁶⁾ abasteqO is | FTST .9-1 eldsT | |
| Subtraction | | ±0 notisted | Zero |
| +0 minus -0 | +0 | FCHS | |
| -0 minus +0 | Normalization ⁰ or | +0 noitost | due OnollibbA |
| +0 minus $+0$, -0 minus -0 | *0(5) | -0 | +0 |
| +X minus $+X$, $-X$ minus $-X$ | *0(5) | FABS | Multipolited to a |
| ± 0 minus $\pm X$, $\pm X$ minus ± 0 | †X ⁽⁶⁾ | ±0 | Multiplication |
| | Result is unnormal | F2XM1 (vino briebivib lamic | |
| | Result if normalize | ormal dividend only) 0+ | |
| +0 • +0, -0 • -0 | | EM (unnormal 0+ | |
| $+0 \cdot -0, -0 \cdot +0$ | -0 | FRNDINT | divisor) |
| +0 · +X, +X · +0 desog as d | Normalize as0#ur | +0 Ta | Compar0+T |
| $+0 \cdot -X, -X \cdot +0$ | comparison. 0- | -0 | -0 |
| -0 • +X, +X • -0 | Normalize as 0_{111} c | FXTRACT | Both +0 |
| $-0 \cdot -X, -X \cdot -0$ | +U | +0 | |
| $+X \bullet +Y, -X \bullet -Y$ $+X \bullet -Y, -X \bullet +Y \circ $ | +0, underflow ⁽⁷⁾ | inort/long real | Both -0 |
| lannis este montanan pilave | -0, underflow ⁽⁷⁾ | and t gradity to the | (notisnitae) |

NOTES:

- (1) Arithmetic and compare operations with real memory operands interpret the memory operand signs in the same way.
- ⁽²⁾ Arithmetic and compare operations with binary integers interpret the integer sign in the same manner.
- (3) Severe underflows in storing to short or long real may generate zeros, no double the shape and t
- $^{(4)}$ Small values (\bowtie <1) stored into integers may round to zero.

- handler could determine which element had been accessed, sinc: show brunor yd benimrabh si ngiS (8)
 - * = + for nearest, up, or chop non do would not the NaN, and the NaN would con qonders would point to the NaN, and the NaN would con question point to the NaN, and the NaN would con question point to the NaN, and the NaN, and
 - * = for down
- $^{(6)}$ \dagger = sign of X.
- Very small values of X and Y may yield zeros, after rounding of true result. NPX signals underflow to warn that zero has been yielded by nonzero operands.
- (8) Very small X and very large Y may yield zero, after rounding of true result. NPX signals underflow to warn that zero has been yielded from nonzero operands.
- MaN results could be used to access the diagnostic data saved at the ".yltaxa X otni sabivib Y nahy (e)

INFINITY

The real formats support signed representations of infinities. These values are encoded with a biased exponent of all ones and a significand of $1\Delta00...00$; if the infinity is in a register, it is tagged special. The significand distinguishes infinities from NANs, including real *indefinite*.

Table 1-11. Masked Overflow Response with Directed Rounding

A programmer may code an infinity, or it may be created by the NPX as its masked response to an overflow or a zero divide exception. Note that when rounding is up or down, the masked response may create the largest valid value representable in the destination rather than infinity. See table 1-11 for details. As operands, infinities behave somewhat differently depending on how the infinity control field in the control word is set (see table 1-12). When the projective model of infinity is selected, the infinities behave as a single unsigned representation; because of this, infinity cannot be compared with any value except infinity. In affine mode, the signs of the infinities are observed, and comparisons are possible.

NaN (NOT A NUMBER)

A NaN (Not a Number) is a member of a class of special values that exist in the real formats only. A NaN has an exponent of 11..11B, may have either sign, and may have any significand except $1\Delta00..00B$, which is assigned to the infinities. A NaN in a register is tagged special.

The 80287 will generate the special NaN, real *indefinite*, as its masked response to an invalid operation exception. This NaN is signed negative; its significand is encoded $1\Delta 100..00$. All other NaNs represent programmer-created values.

Table 1-12, Infinity Operands and Results

Whenever the NPX uses an operand that is a NaN, it signals an invalid operation exception in its status word. If this exception is masked in the 80287 control word, the 80287's masked exception response is to return the NaN as the operation result. If both operands of an instruction are NaNs, the result is the NaN with the larger absolute value. In this way, a NaN that enters a computation propagates through the computation and will eventually be delivered as the final result. Note, however, that the transcendental instructions do not check their operands, and a NaN will produce an undefined result.

By unmasking the invalid operation exception, the programmer can use NaNs to trap to the exception handler. The generality of this approach and the large number of NaN values that are available provide the sophisticated programmer with a tool that can be applied to a variety of special situations.

For example, a compiler could use NaNs as references to uninitialized (real) array elements. The compiler could preinitialize each array element with a NaN whose significand contained the index (relative position) of the element. If an application program attempted to access an element that it had not initialized, it would use the NaN placed there by the compiler. If the invalid operation exception were unmasked, an interrupt would occur, and the exception handler would be invoked. The exception

handler could determine which element had been accessed, since the operand address field of the exception pointers would point to the NaN, and the NaN would contain the index number of the array element.

NaNs could also be used to speed up debugging. In its early testing phase, a program often contains multiple errors. An exception handler could be written to save diagnostic information in memory whenever it was invoked. After storing the diagnostic data, it could supply a NaN as the result of the erroneous instruction, and that NaN could point to its associated diagnostic area in memory. The program would then continue, creating a different NaN for each error. When the program ended, the NaN results could be used to access the diagnostic data saved at the time the errors occurred. Many errors could thus be diagnosed and corrected in one test run.

Table 1-11. Masked Overflow Response with Directed Rounding

| True Result | | ns of infinites. Th | real formats support signed representation | | | | |
|---------------|------------------|-----------------------------|--|--|--|--|--|
| Normalization | Sign | ANS, showing rea | Result Delivered | | | | |
| Normal | e NPX as its | y be created by the | A programmer may code an infinity, or it ma | | | | |
| Normal | ther than infin | Down | Largest finite positive number(1) | | | | |
| Normal Normal | wod as gniba | at differq U by depe | Largest finite negative number(1) | | | | |
| Normal | odel of infinity | Down Down | in the control word is set (see table 1-12) Wh | | | | |
| Unnormal | are deserved | Up | ties behave as a single unsigned representation value except infinity. In affine modes the signification in the context of the significant context of the si | | | | |
| Unnormal | | Down | Largest exponent, result's significand(2) | | | | |
| Unnormal | + | Up | Largest exponent, result's significand(2) | | | | |
| Unnormal | - | Down | NaN (NOT A NUMBER) ∞- | | | | |

NOTES:

Table 1-12. Infinity Operands and Results

| rd, the 802 notion and exception | w lennes Projective Result learn ai no | geoxe Affine Result |
|--|--|-------------------------------|
| I that enters a commodition propa | arger absolute value. In this way, a Na | result is the NaN with the |
| and $+\infty$ plus $+\infty$ and $+\infty$ | Invalid operation | gates through the orthogram |
| $+\infty$ plus $-\infty$ | Invalid operation | Invalid operation |
| $-\infty$ plus $+\infty$ | Invalid operation | Invalid operation |
| ±∞ plus ±X | *∞ | *∞ |
| ±X plus ±∞ | *∞ | *** |
| Subtraction | r a ni hailant ad nan tedi Inat a ditiu sa | manores, the generamy or u |
| $+\infty$ minus $-\infty$ | Invalid operation | +∞ |
| $-\infty$ minus $+\infty$ | Invalid operation | |
| $+\infty$ minus $+\infty$ | Invalid operation | Invalid operation |
| $-\infty$ minus $-\infty$ | Invalid operation | Invalid operation |
| $\pm \infty$ minus $\pm X$ | the NaN placed there by the ontapiler | seri biron ii bavilaisini ton |
| mines and below a | the set and an analy base among places | not iminalized, it votid use |

⁽⁹⁾ The largest valid representable reals are encoded: The largest valid representable reals are encoded: The largest valid representable reals are encoded: The largest valid valid representable reals are encoded: The largest valid vali

⁽²⁾ The significand retains its identity as an unnormal; the true result is rounded as usual (effectively chopped toward 0 in this case). The exponent is encoded 11...10B.

MS—) harmol and vid Table 1-12. Infinity Operands and Results (Cont'd.) his incessings that the

| Operation (1999) | Spiriter rep linear active Result got noting | Affine Result |
|---|--|--|
| always interpost • octorship | the value was produced by the state of the s | loaded, or used 10 an inter |
| $\begin{array}{c} \text{Division} \\ \pm \infty \div \pm \infty \\ \pm \infty \div \pm \text{X} \end{array}$ | Invalid operation ⊕ | Invalid operation |
| FSQRT -∞ +∞ | Invalid operation Invalid operation | Invalid operation +∞ |
| FPREM ±∞ rem ±∞ ±∞ rem ±X ±Y rem ±∞ | Invalid operation Invalid operation *Y | Invalid operation Invalid operation *Y |
| $\pm 0 \text{ rem } \pm \infty$ FRNDINT $\pm \infty$ | *0 | *0 |
| FSCALE $\pm \infty \text{ scaled by } \pm \infty$ $\pm \infty \text{ scaled by } \pm X$ $\pm 0 \text{ scaled by } \pm \infty$ | Invalid operation * * *0 | Invalid operation * * * * * * * * * * * * * |
| ±Y scaled by ±∞ FXTRACT ±∞ | Invalid operation | Invalid operation (teelisma) Invalid operation |
| Compare ±∞; ±∞ ±∞: ±Y ±∞: ±0 | A = B A ? B (and) invalid operation A ? B (and) invalid operation | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ |
| FTST aid 18 | A ? B (and) invalid operation | *∞ |

NOTES

XI = zero or nonzero operand of ant ni elegistes representable in the follower is a til attempt of the control TAP I at the control TAP

Y = nonzero operand

* = sign of original operand

† = sign is complement of original operand's sign

sign is "exclusive or" original operand signs (+ if operands had same sign, - if operands had different signs)

INDEFINITE

For every 80287 numeric data type, one unique encoding is reserved for representing the special value *indefinite*. The 80287 produces this encoding as its response to a masked invalid-operation exception. In the case of reals, the indefinite value can be stored and loaded like any NaN, and it always retains its special identity; programmers are advised not to use this encoding for any other purpose. Packed decimal *indefinite* may be stored by the NPX in a FBSTP instruction; attempting to use this encoding in a FBLD instruction, however, will have an undefined result. In the binary integers, the same encod-

 -2^{31} , or -2^{63}). The 80287 will store this encoding as its masked response to an invalid operation, or when the value in a source register represents or rounds to the largest negative integer representable by the destination. In situations where its origin may be ambiguous, the invalid operation exception flag can be examined to see if the value was produced by an exception response. When this encoding is loaded, or used by an integer arithmetic or compare operation, it is always interpreted as a negative number; thus *indefinite* cannot be loaded from a packed decimal or binary integer.

ENCODING OF DATA TYPES

Tables 1-13 through 1-16 show how each of the special values just described is encoded for each of the numeric data types. In these tables, the least-significant bits are shown to the right and are stored in the lowest memory addresses. The sign bit is always the left-most bit of the highest-addressed byte.

Table 1-13. Binary Integer Encodings

| nalkovana bilaval | neitorago bilaval | many many and |
|---|--|---|
| noitered Class | nollerado Signal | Magnitude |
| (Largest) | 0 ° · · · · · · · · · · | ±0 rpm tros FRNDINT• ±∞ ± co |
| (Smallest) | Invelid operation | FSCALE |
| Zero 0° | noitmago bilaval | ±0 00:1:00 by ± ∞ |
| (Smallest) noitsrego bilavni | Invalid operation | 11TMATXR ± ∞ ± Compare |
| ω † ≥ Y > ω † · · · · · · · · · · · · · · · · · · | A Y B (and) invalid operation | 0000 |
| ωτ > 0 > ω* ω* | Short: | 15 bits 31 bits 63 bits |
| | (Largest) Zero (Smallest) (Smallest) (Largest/Indefinite | (Largest) (Smallest) Zero (Smallest) (Largest/Indefinite*) (Largest/Indefinite*) (Largest/Indefinite*) (Largest/Indefinite*) |

NOTES:

If this encoding is used as a source operand (as in an integer load or integer arithmetic instruction), the 80287 interprets it as the largest negative number representable in the format: -2^{15} , -2^{31} , or -2^{83} . The 80287 will deliver this encoding to an integer destination in two cases:

- 1) If the result is the largest negative number
- As the response to a masked invalid operation exception, in which case it represents the special value integer indefinite.

INDEFINITE

For every 80287 numeric data type, one unique encoding is reserved for representing the special value indefinite. The 80287 produces this encoding as its response to a masked invalid-operation exception. In the case of reals, the indefinite value can be stored and loaded like any NaN, and it always retains its special identity; programmers are advised not to use this encoding for any other purpose. Packed decimal indefinite may be stored by the NPX in a FBSTP instruction; attempting to use this encoding in a FBLD instruction, however, will have an undefined result. In the binary integers, the same encod-



Table 1-14. Packed Decimal Encodings

| | Class HA | | bs Iner | | | | | | | | 1 | | | | Ma | gni | tude | | | | | 81 | | 0 | | | |
|-----------|---------------------------|----------------|------------|---|-----|------|---------|---|----|----|-----|------|---|----|------|----------------|------|----|-----|-----|------|----|---|-----|----|-----|---|
| | Class | Sign | 11 | | | igit | | H | di | gi | t | 1 | | di | igit | t | | di | git | | F | | | | di | git | t |
| Positives | (Largest) (Smallest) | 0 | 0000000 | | | 0 | | 1 | | | 1 0 | 0000 | | | 0 | | | | 0 | SVI | | | | | 0 | | |
| | Zero | 0 | 0000000 | C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | 0 | 0 | 0 | 0 |
| | Zero | 1 | 0000000 | C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | oi | | | 0 | 0 | 0 | 0 |
| Negatives | (Smallest) | 1 | 0000000 | C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | . 0 | 0 | 0 | 9 |
| Neg | (Largest) | 1 | 0000000 | | 00 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 100 | De | | | 1 | 0 | 0 | 1 |
| Ir | ndefinite ¹ 00 | 1 | 11111110 | 1 | 001 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | U | U | U | U ² | U | U | U | U | | | | U | U | U | U |
| - | 00.00 | - 1 | byte | 1 | - | | . 90.70 | 7 | | | | - | - | | - 9 | byt | es - | | | | 7.81 | | - | + | _ | + | - |

NOTES:

 The packed decimal indefinite encoding is stored by FBSTP in response to a masked invalid operation exception. Attempting to load this value via FBLD produces an undefined result.

2. UUUU means bit values are undefined and may contain any value.



1-29



Table 1-15. Real and Long Real Encodings

| | | Class obuting | Sign | Biased Exponent | Significand* | | | | |
|-----------|--------|---------------------------|---------------------|------------------------|--|--|--|--|--|
| 19 | gib | 7/9/b | figib figib | 31g10 1111 | 1111 | | | | |
| . 0 | 10 | NaNs | 1001:100 | 00000000 1 0 0 1 | (Largest) 0 | | | | |
| | | Ivalvs | | | 0001 | | | | |
| | | | 0 | 1111 | 0001 | | | | |
| 1 0 | 0.0 | | 0 0 0 0 0 0 | 1111 | 0000 | | | | |
| 0 0 | 0.0 | 0000 | 000 0000 | 1110 | 1111 | | | | |
| Positives | 0 0 | Normals | 000 :0000 | | Zero 1 | | | | |
| Posi | 0 0 | 0000 | 00000000 | 0 0 00010000000 | (0000 | | | | |
| | | | 0 | 0000 | 1111 | | | | |
| 1 0 | 1 0 | Denormals | 1001:100 | 1 0 0 1 | (Largest) 1 | | | | |
|) Ü | UU | บบบบ ๆ | 11110000 | 111111 0000 1 1 | Incleff 1000 | | | | |
| | SIS | Zero | 0 | 0000 | 0000 | | | | |
| oits | Reals | ilisvni lZero m s ot eeno | ed by FB9TP in resp | | | | | | |
| | | | contain ahy value. | are und00:::00 and may | eulsy fid 00ar01 UUUU | | | | |
| | | Denormals | | | | | | | |
| | | | : | • | | | | | |
| | | | 1 | 0000 | 1111 | | | | |
| | | | 1 | 0001 | 0000 | | | | |
| | | Normals | | | | | | | |
| | | rtormalo | | | • | | | | |
| IVes | | | 1 | 1110 | 1111 | | | | |
| Negatives | | ∞ | 1 | 1111 | 0000 | | | | |
| | | | 1 | 1111 | 0001 | | | | |
| | | | | | | | | | |
| | v) | | • | • | • | | | | |
| | NaNs | Indefinite | 1 | 1111 | 1000 | | | | |
| | | | | | 1 | | | | |
| | | | | | • | | | | |
| | | | 1 | 1111 | 1111 | | | | |
| | | | Short: | 8 bits | 23 bits ———————————————————————————————————— | | | | |
| TOO | er bit | is implied and not stored | · Long: | 11 bits | 52 bits | | | | |

Table 1-16. Temporary Real Encodings

| | nd! | Class | ngi8 Exponent | Biased Exponent | Significand* I∆ffff |
|-----------|------------|-------------------|---|--|--|
| | 0 | 10001 | 0 111 | 1111 | ∞11111 |
| | 00001 NaNs | | 111 | 1 | |
| | | | 0 | 1111 | 10001 |
| | | 0 | 0 | 1111 | 10000 |
| | 0 | 00tr | 0 111 | 1110 | Normals S |
| | | | | | 11111 |
| | | 0 | | | |
| S | 3 | 11111 | 1111 | | 10000 |
| Positives | | - 64 bits | 15 bits | • | Unnormals |
| Po | | | | | |
| | | | | | 11110 umeric Exceptions |
| | | Lawhana sa shear | ana hilawai diwamitawa | | Cheneve 001.000 287 NPK |
| 1287 | Bedi | tion. Altogether, | numeric exception condi- | he 80287 recognizes a r | et cannot he represented, t |
| | | nstructions: | ule executing numeric in | classes of exceptions who | Denormals 01111 |
| | | | | : | Invalid operation |
| | | | | | 3 1 1 1 1 20 |
| | | | o | 0000 | 00001 |
| | als | Zero | 0 | 0000 | 00001 www.00000 |
| | Reals | Zero Zero | | | Denormalized operand |
| | Reals | | 0 | 0000 | 00001 00000 00000 |
| | Reals | | 0 | 0000 | 00001 00000 00000 Denormals 00001 |
| | Reals | | 1 1 | 0000 | 00001 wol 00000 00000 Denormals 00001 |
| es | Reals | Zero | 0 1 1 c c c c c c c c c c c c c c c c c c | 0000 0000 0000 0000 | 00001 00000 00000 Denormals 00001 01111 |
| gatives | Reals | Zero | 0 1 1 c c c c c c c c c c c c c c c c c c | 0000 0000 0000 0000 | 00001 wol 00000 00000 Denormals 00001 |
| Negatives | Reals | Zero | f f collowing occurs: stack querflow). gister (stack underflow) | 0000 0000 0000 0000 1 oper 0000 any of the | 00001 00000 00000 Denormals 00001 MOITAR 3 TO GLIAVI OIT11 OUNDORMAN OUNDORMAN |
| Negatives | Reals | Zero | f f collowing occurs: stack querflow). gister (stack underflow) | 0000 0000 0000 0000 1 oper 0000 any of the | 00001 00000 Denormals 00001 O1111 Unnormals 00000 |
| Negatives | | Zero | f f f following occurs: stack qverflow). gister (stack underflow) ninate (square root of a s | 0000 0000 0000 0000 1 oper 0000 any of the | 00001 00000 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 00001 |
| Negatives | | Zero | f f f following occurs: stack qverflow). gister (stack underflow) ninate (square root of a s | 0000 0000 0000 in oper 0000 any of the ster thol00 ot empty (example of the ster thol00 and the sterion to be indeterm | 00001 00000 00000 Denormals 00001 01111 0111 0111 0111 0111 0111 0111 0111 0111 0111 0111 0111 |
| Negatives | | Zero | f f f following occurs: stack qverflow). gister (stack underflow) ninate (square root of a s | 0000 0000 0000 in oper 0000 any of the ster thol00 ot empty (example of the ster thol00 and the sterion to be indeterm | 00001 00000 00000 Denormals 00001 00111 01111 0111 0111 0111 0111 0111 0111 0111 0111 0111 0111 0111 |

| | Class | pessis Sign | Biased Exponent | Significand⁺ I∆ffff |
|-----------|------------|--|-----------------------------------|------------------------|
| **** | 11111.∞ | n 1 | 0 1111 | 10000 |
| S | 10001 | * 1 *********************************** | 1111 | аИзИ 10000 |
| Negatives | 10000 | 1111 | 0 | 00 |
| Neg | Indefinite | 1 1 | 0 1111 | 11000 |
| | 1711 | | | |
| | | | • • • | • |
| | 10000 | 0 | 1111 ■ 15 bits ■ | 11111 |

Numeric Exceptions

Whenever the 80287 NPX attempts a numeric operation with invalid operands or produces a result that cannot be represented, the 80287 recognizes a numeric exception condition. Altogether, the 80287 checks for the following six classes of exceptions while executing numeric instructions:

- 1. Invalid operation
- 2. Divide-by-zero
- 3. Denormalized operand
- 4. Numeric overflow
- 5. Numeric underflow
- 6. Inexact result (precision)

INVALID OPERATION

The 80287 reports an invalid operation if any of the following occurs:

- An attempt to load a register that is not empty (stack overflow).
- An attempt to pop an operand from an empty register (stack underflow).
- An operand is a NaN.
- The operands cause the operation to be indeterminate (square root of a negative number, 0/0).

An invalid operation generally indicates a program error.

ZERO DIVISOR

If an instruction attempts to divide a finite nonzero operand by zero, the 80287 will report a zero divide exception.

1–32





Table 1-17. Exception Conditions and Masked ROMARAGO DELIAMRONAD

If an instruction attempts to operate on a denormal, the NPX reports the denormalized operand exception. This exception allows users to implement in software an option of the proposed IEEE standard specifying that operands must be prenormalized before they are used.

NUMERIC OVERFLOW AND UNDERFLOW

Return real indefinite (overwrite desunation

If the exponent of a numeric result is too large for the destination real format, the 80287 signals a numeric overflow. Conversely, if the exponent of a result is too small to be represented in the destination format, a numeric underflow is signaled. If either of these exceptions occur, the result of the operation is outside the range of the destination real format.

Typical algorithms are most likely to produce extremely large and small numbers in the calculation of intermediate, rather than final, results. Because of the great range of the temporary real format (recommended as the destination format for intermediates), overflow and underflow are relatively rare events in most 80287 applications.

INEXACT RESULT

If the result of an operation is not exactly representable in the destination format, the 80287 rounds the number and reports the precision exception. For example, the fraction ^{1/3} cannot be precisely represented in binary form. This exception occurs frequently and indicates that some (generally acceptable) accuracy has been lost; it is provided for applications that need to perform exact arithmetic only.

HANDLING NUMERIC ERRORS

When numeric errors occur, the NPX takes one of two possible courses of action:

- The NPX can itself handle the error, producing the most reasonable result and allowing numeric program execution to continue undisturbed.
- A software exception handler can be invoked by the CPU to handle the error.

Each of the six exception conditions described above has a corresponding flag bit in the 80287 status word and a mask bit in the 80287 control word. If an exception is masked (the corresponding mask bit in the control word = 1), the 80287 takes an appropriate default action and continues with the computation. If the exception is unmasked (mask=0), the 80287 asserts the ERROR output to the 80286 to signal the exception and invoke a software exception handler.

The NPX reports an exception by setting the corresponding flag in the NPX status word to 1. The NPX then checks the corresponding exception mask in the control word to determine if it should "field" the exception (mask=1), or if it should signal the exception to the CPU to invoke a software exception handler (mask=0).

If the mask is set, the exception is said to be *masked* (from user software), and the NPX executes its on-chip masked response for that exception. If the mask is not set (mask=0), the exception is *unmasked*, and the NPX performs its unmasked response. The masked response always produces a standard result, then proceeds with the instruction. The unmasked response always traps to a software exception handler, allowing the CPU to recognize and take action on the exception. Table 1-17 gives a complete description of all exception conditions and the NPX's masked response.

Table 1-17. Exception Conditions and Masked Responses @BXLJAMROMSQ

| the NPX reports the noisibno lived operand excep- | lammonob a no e Masked Response no incurrant na Il |
|--|---|
| Invalid Comments | ron. This exception allows the prenorm noiseque |
| Source register is tagged empty (usually due to stack underflow). | Return real indefinite. |
| Destination register is not tagged empty (usually due to stack overflow). | Return real indefinite (overwrite destination value). |
| One or both operands is a NaN. and out at these sets to notify the sets of the | Return NaN with larger absolute value (ignore signs). |
| (Compare and test operations only): one or both operands is a NaN. | Set condition codes "not comparable." |
| (Addition operations only): closure is affine and operands are opposite-signed infinities; or closure is projective and both operands are ∞ (signs immaterial). | Typical algorithms are most in produce of the material second of the material second of the material second of the most 80287 applications. |
| (Subtraction operations only): closure is affine and operands are like-signed infinities; or closure is projective and both operands are ∞ (signs immaterial). | Return real indefinite. |
| (Multiplication operations only): ∞ * 0; or 0 * ∞ . | Return real indefinite. |
| (Division operations only): $\infty \div \infty$; or $0 \div 0$; or $0 \div$ pseudo zero; or divisor is denormal or unnormal. | Return real indefinite. |
| (FPREM instruction only): modulus (divisor) is unnormal or denormal; or dividend is ∞ . | Return real <i>indefinite</i> , set condition code = "complete remainder." |
| (FSQRT instruction only): operand is nonzero and negative; or operand is denormal or unnormal; or closure is affine and operand is −∞; or closure is projective and operand is | When maneric errors occur. stinite and last nutes of the NPX can itself handle the error, producing program execution to continue undisturbed. |
| ∞ . (Compare operations only): closure is projective and ∞ is being compared with 0, a normal, or ∞ . | Set condition code = "not comparable." A |
| (FTST instruction only): closure is projective and operand is ∞ . | Set condition code = "not comparable." |
| (FIST, FISTP instructions only): source register is empty, a NaN, denormal, unnormal, ∞ , or exceeds representable range of destination. | signal the exception and .atinitabni regetion entopolic. The MPX reports an exception by setting the corp. |
| (FBSTP instruction only): source register is empty, a NaN, denormal, unnormal, ∞ , or exceeds 18 decimal digits. | Stored packed decimal indefinite. Stored packed decimal indefinite. Stored packed decimal indefinite. |
| (FST, FSTP instructions only): destination is short or long real and source register is an unnormal with exponent in range. | If the mask is set, the exce. stiniteni lear erost one one one of the masked response for that exception. If the man tree NFX performs its unmasked response. The |
| (FXCH instruction only): one or both registers is tagged empty. | Change empty register(s) to real indefinite and then perform exchange. |

Table 1-17. Exception Conditions and Masked Responses (Cont'd.)

| 287 NPX encounter noithboom ion condition who | 08 and name, me Masked Response in hadrosab |
|--|---|
| is set, the NPX automotivedly performs an inter- | rresponding mask on in the NPX control word- up (masked-exception) response. TibneraqO be |
| (FLD instruction only): source operand is denormal. | No special action; load as usual. |
| (Arithmetic operations only): one or both operands is denormal. | Convert (in a work area) the operand to the equivalent unnormal and proceed. |
| (Compare and test operations only): one or both operands is denormal or unnormal (other than pseudo zero). | Convert (in a work area) any denormal to the equivalent unnormal; normalize as much as possible, and proceed with operation. |
| loss in the NPA control word, NPA programme Lope PX, reserving the most severe exceptions | massing or unmassing specific numeric endicates a delegate responsibility for most exceptic obivide |
| (Division operations only): divisor = 0. | Return ∞ signed with "exclusive or" of operand signs. |
| november of this exception should not normal | it will yield satisfactory results with the least of triplet indicates a fatal error in a program thwolly |
| (Arithmetic operations only): rounding is nearest or chop, and exponent of true result > 16,383. | Return properly signed ∞ and signal precision exception. |
| (FST, FSTP instructions only): rounding is nearest or chop, and exponent of true result $> +127$ (short real destination) or $> +1023$ (long real destination). | Return properly signed ∞ and signal precision exception. |
| Unde | |
| | rflow |
| (Arithmetic operations only): exponent of true result $<-16,382$ (true). | Denormalize until exponent rises to -16,382 |
| result $< -16,382$ (true). \rightarrow and along it mouths | Denormalize until exponent rises to -16,382 (true), round significand to 64 bits. If denormalized rounded significand = 0, then return true 0; else, return denormal (tag = special, |
| result $<-16,382$ (true). The algorithm around (FST, FSTP instructions only): destination is short real and exponent of true result <-126 | Denormalize until exponent rises to -16,382 (true), round significand to 64 bits. If denormalized rounded significand = 0, then return true 0; else, return denormal (tag = special, biased exponent = 0). Denormalize until exponent rises to -126 (true), round significand to 24 bits, store true 0 if denormalized rounded significand = 0; else, |
| result $<-16,382$ (true). The largest innotation is short real and exponent of true result <-126 (true). | Denormalize until exponent rises to $-16,382$ (true), round significand to 64 bits. If denormalized rounded significand = 0, then return true 0; else, return denormal (tag = special, biased exponent = 0). Denormalize until exponent rises to -126 (true), round significand to 24 bits, store true 0 if denormalized rounded significand = 0; else, store denormal (biased exponent = 0). Denormalize until exponent rises to -1022 (true), round significand to 53 bits, store true 0 if rounded denormalized significand = 0; else, store denormal (biased exponent = 0). |
| (FST, FSTP instructions only): destination is short real and exponent of true result < -126 (true). (FST, FSTP instructions only): destination is long real and exponent of true result < -1022 (true). | Denormalize until exponent rises to $-16,382$ (true), round significand to 64 bits. If denormalized rounded significand = 0, then return true 0; else, return denormal (tag = special, biased exponent = 0). Denormalize until exponent rises to -126 (true), round significand to 24 bits, store true 0 if denormalized rounded significand = 0; else, store denormal (biased exponent = 0). Denormalize until exponent rises to -1022 (true), round significand to 53 bits, store true 0 if rounded denormalized significand = 0; else, store denormal (biased exponent = 0). |

Note that when exceptions are masked, the NPX may detect multiple exceptions in a single instruction, because it continues executing the instruction after performing its masked response. For example, the 80287 could detect a denormalized operand, perform its masked response to this exception, and then detect an underflow.



latri

Automatic Exception Handling & basesM bus anolithoo notigeox3 .71-1 sidsT

As described in the previous section, when the 80287 NPX encounters an exception condition whose corresponding mask bit in the NPX control word is set, the NPX automatically performs an internal fix-up (masked-exception) response. The 80287 NPX has a default fix-up activity for every possible exception condition it may encounter. These masked-exception responses are designed to be safe and are generally acceptable for most numeric applications.

As an example of how even severe exceptions can be handled safely and automatically using the NPX's default exception responses, consider a calculation of the parallel resistance of several values using only the standard formula (figure 1-11). If R1 becomes zero, the circuit resistance becomes zero. With the divide-by-zero and precision exceptions masked, the 80287 NPX will produce the correct result.

By masking or unmasking specific numeric exceptions in the NPX control word, NPX programmers can delegate responsibility for most exceptions to the NPX, reserving the most severe exceptions for programmed exception handlers. Exception-handling software is often difficult to write, and the NPX's masked responses have been tailored to deliver the most reasonable result for each condition. For the majority of applications, programmers will find that masking all exceptions other than Invalid Operation will yield satisfactory results with the least programming effort. An Invalid Operation exception normally indicates a fatal error in a program that must be corrected; this exception should not normally be masked.

The exception flags in the NPX status word provide a cumulative record of exceptions that have occurred since these flags were last cleared. Once set, these flags can be cleared only by executing the FCLEX (clear exceptions) instruction, by reinitializing the NPX, or by overwriting the flags with an FRSTOR or FLDENV instruction. This allows a programmer to mask all exceptions (except invalid operation), run a calculation, and then inspect the status word to see if any exceptions were detected at any point in the calculation.

Software Exception Handling

If the NPX encounters an unmasked exception condition, it signals the exception to the 80286 CPU using the ERROR status line between the two processors.




Figure 1-11. Arithmetic Example Using Infinity

1-36

OVERVIEW OF NUMERIC PROCESSING

The next time the 80286 CPU encounters a WAIT or ESC instruction in its instruction stream, the 80286 will detect the active condition of the ERROR status line and automatically trap to an exception response routine using interrupt #16—the Processor Extension Error exception.

This exception response routine is typically a part of the systems software. Typical exception responses may include

- · Incrementing an exception counter for later display or printing
- Printing or displaying diagnostic information (e.g., the 80287 environment and registers)
- · Aborting further execution
- Using the exception pointers to build an instruction that will run without exception and executing
 it

Application programmers on iAPX 286 systems having systems software support for the 80287 NPX should consult their references for the appropriate system response to NPX exceptions. For systems programmers, specific details on writing software exception handlers are included in the section "System-Level Numeric Programming" later in this supplement.

The 80287 NPX differs from the 8087 NPX in the manner in which numeric exceptions are signalled to the CPU; the 8087 requires an interrupt controller (8259A) to interrupt the CPU, while the 80287 does not. Programmers upgrading iAPX 86/20 software to operate on iAPX 286 systems should be aware of these differences and any implications they might have on numeric exception-handling software. Appendix B explains the differences between the 80287 and the 8087 NPX in greater detail.

80286 will detect the active condition of the ERROR status line and automatically trap to an exception response routine using interrupt #16—the Processor Extension Error exception.

This exception response routine is typically a part of the systems software. Typical exception responses may include

- Incrementing an exception counter for later display or printing
- · Printing or displaying diagnostic information (e.g., the 80287 environment and registers)
 - · Aborting further execution
- Using the exception pointers to build an instruction that will run without exception and executing
 it

Application programmers on iAPX 286 systems having systems software support for the 80287 NPX should consult their references for the appropriate system response to NPX exceptions. For systems programmers, specific details on writing software exception handlers are included in the section "System-Level Numeric Programming" later in this supplement.

The 80287 NPX differs from the 8087 NPX in the manner in which numeric exceptions are signalled to the CPU; the 8087 requires an interrupt controller (8259A) to interrupt the CPU, while the 80287 does not. Programmers upgrading iAPX 86/20 software to operate on iAPX 286 systems should be aware of these differences and any implications they might have on numeric exception-handling software. Appendix B explains the differences between the 80287 and the 8087 NPX in greater detail.

Programming Numeric Applications

Programming Numeric Applications

PROGRAMMING NUMERIC APPLICATIONS

Programmers developing applications for the 80287 have a wide range of instructions and programming alternatives from which to choose.

The following sections describe the 80287 instruction set in detail, and follow up with a discussion of several of the programming facilities that are available to programmers of iAPX 286/20 systems.

THE 80287 NPX INSTRUCTION SET. THE OPERANDS for FADD are thus described operands. The operands for FADD are thus described operands.

This section describes the operation of all 80287 instructions. Within this section, the instructions are divided into six functional classes:

- · Data Transfer instructions
- · Arithmetic instructions
- · Comparison instructions
- Transcendental instructions
- When reading this section, it is important to bear in mind that memory open anotherism that no Constant instructions are considered in the constant instructions.
- ary of the CPU's memory addressing modes. To review these modes—continuous and seed indexed network to the IAPX 286 Programmer's Reference and indexed pased indexed.

At the end of this section, each of the instructions is described in terms of its execution speed, bus transfers, and exceptions, as well as a coding example for each combination of operands accepted by the instruction. For easy reference, this information is concentrated into a table, organized alphabetically by instruction mnemonic.

Throughout this section, the instruction set is described as it appears to the ASM286 programmer who is coding a program. Appendix A covers the actual machine instruction encodings, which are principally of use to those reading unformatted memory dumps, monitoring instruction fetches on the bus, or writing exception handlers.

Compatibility with the 8087 NPX

The instruction set for the 80287 NPX is largely the same as that for the 8087 NPX used with iAPX 86 and 88 systems. Most object programs generated for iAPX 86/20 systems (8086 and 8087) will execute without change on iAPX 286/20 systems. Several instructions are new to the 80287, and several 8087 instructions perform no useful function on the 80287. Appendix B at the back of this supplement gives details of these instruction set differences and of the differences in the ASM86 and ASM286 assemblers.

Numeric Operands

The typical NPX instruction accepts one or two operands as inputs, operates on these, and produces a result as an output. Operands are most often (the contents of) register or memory locations. The operands of some instructions are predefined; for example, FSQRT always takes the square root of the number in the top stack element. Others allow, or require, the programmer to explicitly code the operand(s) along with the instruction mnemonic. Still others accept one explicit operand and one implicit operand, which is usually the top stack element.

2-1 122164-001



Whether supplied by the programmer or utilized automatically, the two basic types of operands are sources and destinations. A source operand simply supplies one of the inputs to an instruction; it is not altered by the instruction. Even when an instruction converts the source operand from one format to another (e.g., real to integer), the conversion is actually performed in an internal work area to avoid altering the source operand. A destination operand may also provide an input to an instruction. It is distinguished from a source operand, however, because its content may be altered when it receives the result produced by the operation; that is, the destination is replaced by the result.

Many instructions allow their operands to be coded in more than one way. For example, FADD (add real) may be written without operands, with only a source or with a destination and a source. The instruction descriptions in this section employ the simple convention of separating alternative operand forms with slashes; the slashes, however, are not coded. Consecutive slashes indicate an option of no explicit operands. The operands for FADD are thus described as

This section describes the operation of all 80287 instructions. Within the section describes the operation of all 80287 instructions.

This means that FADD may be written in any of three ways:

FADD source FADD destination, source

When reading this section, it is important to bear in mind that memory operands may be coded with any of the CPU's memory addressing modes. To review these modes—direct, register indirect, based, indexed, based indexed—refer to the *iAPX 286 Programmer's Reference Manual*. Table 2-17 later in this chapter also provides several addressing mode examples.

the instruction. For easy reference, this information is concentrated enoting the instruction.

These instructions (summarized in table 2-1) move operands among elements of the register stack, and between the stack top and memory. Any of the seven data types can be converted to temporary real and loaded (pushed) onto the stack in a single operation; they can be stored to memory in the same manner. The data transfer instructions automatically update the 80287 tag word to reflect the register contents following the instruction.

Table 2-1. Data Transfer Instructions

| | Real Transfers |
|---|---|
| FLD systems (SDJF) and solve (SDJF) and | Load real Store real Store real and pop Exchange registers |
| | Integer Transfers |
| FILD FIST FISTP | Integer load Integer store Integer store and pop |
| aqter or memory locations. The operands | cked Decimal Transfers |
| mm er to explicitly GJB7 he operand(s) plicit operand and GTSB7 licit operand. | Packed decimal (BCD) load |

PROGRAMMING NUMERIC APPLICATIONS

"lejmi

FLD source

FLD (load real) loads (pushes) the source operand onto the top of the register stack. This is done by decrementing the stack pointer by one and then copying the content of the source to the new stack top. The source may be a register on the stack (ST(i)) or any of the real data types in memory. Short and long real source operands are converted to temporary real automatically. Coding FLD ST(0) duplicates the stack top.

FST destination

FST (store real) transfers the stack top to the destination, which may be another register on the stack or a short or long real memory operand. If the destination is short or long real, the significand is rounded to the width of the destination according to the RC field of the control word, and the exponent is converted to the width and bias of the destination format.

If, however, the stack top is tagged special (it contains ∞ , a NaN, or a denormal) then the stack top's significand is not rounded but is chopped (on the right) to fit the destination. Neither is the exponent converted, but it also is chopped on the right and transferred "as is." This preserves the value's identification as ∞ or a NaN (exponent all ones) or a denormal (exponent all zeros) so that it can be properly loaded and tagged later in the program if desired.

decimal integer, stores the result at the destination in memory, and pops the stack, notination of the stack and pops the stack.

FSTP (store real and pop) operates identically to FST except that the stack is popped following the transfer. This is done by tagging the top stack element empty and then incrementing ST. FSTP permits storing to a temporary real memory variable, whereas FST does not. Coding FSTP ST(0) is equivalent to popping the stack with no data transfer.

FXCH//destination

FXCH (exchange registers) swaps the contents of the destination and the stack top registers. If the destination is not coded explicitly, ST(1) is used. Many 80287 instructions operate only on the stack top; FXCH provides a simple means of effectively using these instructions on lower stack elements. For example, the following sequence takes the square root of the third register from the top:

they run too slowly. Other arithmetic instructions perform exact modulo division, ro(E)T2nHJXx7
T9927
to integers, and scale values by powers of two.

(E)T2 HJXX7

programmer to minimize memory references and to make optimum use of the NPX regi sornos

FILD (integer load) converts the source memory operand from its binary integer format (word, short, or long) to temporary real and loads (pushes) the result onto the stack. The (new) stack top is tagged zero if all bits in the source were zero, and is tagged valid otherwise.

FIST destination

FIST (integer store) rounds the content of the stack top to an integer according to the RC field of the control word and transfers the result to the destination. The destination may define a word or short integer variable. Negative zero is stored in the same encoding as positive zero: 0000...00.

lomi

FISTP destination

FISTP (integer and pop) operates like FIST and also pops the stack following the transfer. The destination may be any of the binary integer data types, no next bina end of integer data types, no next bina end of integer data types. The destination may be any of the binary integer data types, no next bina end of integer data types.

FBLD source

FBLD (packed decimal (BCD) load) converts the content of the source operand from packed decimal to temporary real and loads (pushes) the result onto the stack. The sign of the source is preserved, including the case where the value is negative zero. FBLD is an exact operation; the source is loaded with no rounding error.

The packed decimal digits of the source are assumed to be in the range 0-9H. The instruction does not check for invalid digits (A-FH) and the result of attempting to load an invalid encoding is undefined.

fication as co or a NaN (exponent all ones) or a denormal (exponent all zeros) so that it can be properly

FBSTP destination

FBSTP (packed decimal (BCD) store and pop) converts the content of the stack top to a packed decimal integer, stores the result at the destination in memory, and pops the stack. FBSTP produces a rounded integer from a nonintegral value by adding 0.5 to the value and then chopping. Users who are concerned about rounding may precede FBSTP with FRNDINT.

Arithmetic Instructions

The 80287's arithmetic instruction set (table 2-2) provides a wealth of variations on the basic add, subtract, multiply, and divide operations, and a number of other useful functions. These range from a simple absolute value to a square root instruction that executes faster than ordinary division; 80287 programmers no longer need to spend valuable time eliminating square roots from algorithms because they run too slowly. Other arithmetic instructions perform exact modulo division, round real numbers to integers, and scale values by powers of two.

The 80287's basic arithmetic instructions (addition, subtraction, multiplication, and division) are designed to encourage the development of very efficient algorithms. In particular, they allow the programmer to minimize memory references and to make optimum use of the NPX register stack.

Table 2-3 summarizes the available operation/operand forms that are provided for basic arithmetic. In addition to the four normal operations, two "reversed" instructions make subtraction and division "symmetrical" like addition and multiplication. The variety of instruction and operand forms give the programmer unusual flexibility:

- Operands may be located in registers or memory.
- Results may be deposited in a choice of registers.
- Operands may be a variety of NPX data types: temporary real, long real, short real, short integer
 or word integer, with automatic conversion to temporary real performed by the 80287.

abnated Table 2-2. Arithmetic Instructions & S. elds T.

| ASM296 Example | amo 7 am Addition | Mnemonic | Instruction Form |
|--|--|---|---|
| FADD FADDP FIADD | Add rea Add rea Integer | al and pop | Ciassical stack |
| FMULP ST(2),ST | Subtraction | FopP | Register pop |
| FSUB FSUBP | | et real et real and pop subtract | Real memory Integer memory |
| FSUBR FSUBRP FISUBR | Subtrac | ct real reversed | q pop Braces (£ 3) surround |
| | Multiplication | r ← destination + o ← destination - | 47 ADD destination SUB destination |
| FMUL FMULP FIMUL | Multiply | real real and pop multiply | |
| | Division | | |
| rold AVIDA em in registers. | Divide r Divide r Divide r Divide r Divide r | real and pop divide real reversed real reversed and particular | cal number or a binary acility in situations when the chat any memory n arrays, structures or que |
| 民批判的思读的,能够 | Other Operations | | seven arithmetic opera |
| FSQRT FSCALE FPREM FRNDINT FXTRACT FABS | Round | remainder to integer exponent and sig te value | nificand 198 GGA |

Five basic instruction forms may be used across all six operations, as shown in table 2-3. The classicial stack form may be used to make the 80287 operate like a classical stack machine. No operands are coded in this form, only the instruction mnemonic. The NPX picks the source operand from the stack top and the destination from the next stack element. It then pops the stack, performs the operation, and returns the result to the new stack top, effectively replacing the operands by the result.

The register form is a generalization of the classical stack form; the programmer specifies the stack top as one operand and any register on the stack as the other operand. Coding the stack top as the destination provides a convenient way to access a constant, held elsewhere in the stack, from the stack top. The converse coding (ST is the source operand) allows, for example, adding the top into a register used as an accumulator.

Often the operand in the stack top is needed for one operation but then is of no further use in the computation. The register pop form can be used to pick up the stack top as the source operand, and then discard it by popping the stack. Coding operands of ST(1),ST with a register pop mnemonic is equivalent to a classical stack operation: the top is popped and the result is left at the new top.

| Instruction Form | Mnemonic Form | Operand Forms destination, source | ASM286 Example | |
|------------------|------------------|-----------------------------------|----------------|--|
| Classical stack | Fop qoq bns | { ST(1),ST } | FADD | |
| Register | Fop | ST(i),ST or ST,ST(i) | FSUB ST,ST(3) | |
| Register pop | FopP | ST(i),ST | FMULP ST(2),ST | |
| Real memory | Fop Ise | { ST, } short-real/long-real | FDIV AZIMUTH | |
| Integer memory | Flop bas ise | ST, word-integer/short-integer | FIDIV N_PULSES | |

NOTES:

Braces ({ }) surround implicit operands; these are not coded, and are shown here for information only.

```
op = ADD destination ← destination + source
     SUB destination - destination - source
     SUBR destination ← source - destination
     MUL destination ← destination • source
     DIV destination ← destination ÷ source
     DIVR destination ← source ÷ destination
```

The two memory forms increase the flexibility of the 80287's arithmetic instructions. They permit a real number or a binary integer in memory to be used directly as a source operand. This is a very useful facility in situations where operands are not used frequently enough to justify holding them in registers. Note that any memory addressing mode may be used to define these operands, so they may be elements in arrays, structures, or other data organizations, as well as simple scalars.

The six basic operations are discussed further in the next paragraphs, and descriptions of the remaining seven arithmetic operations follow.

ADDITION FADD //source/destination.source FADDP destination/source FIADD source official bas thenogae fostix

The addition instructions (add real, add real and pop, integer add) add the source and destination operands and return the sum to the destination. The operand at the stack top may be doubled by coding:

```
stack form may be used to make the 80287 operate like a classical stack ma (101) T2, T2 and GAT
```

top and the destination from the next stack element. It then pops the stack NORMAL SUBTRACTION

and returns the result to the new stack top, effectively replacing the course //source/destination.source FSUB The register form is a generalization of the classical stack form; the estimated the stack form; the same and the stack form; the same and the same

top as one operand and any register on the stack as the other operand. Coding the STROS ton

The normal subtraction instructions (subtract real, subtract real and pop, integer subtract) subtract the source operand from the destination and return the difference to the destination.


Often the operand in the stack top is needed for one operation but the NOITDARTBUR DESERVAR

computation. The register pop form can be used to pick u source/destination, source u sed to pick u sed to pick used to pi

then discard it by populing the stack. Coding operands of ST(1), ST source Tolling operands operands operand operands operand operands operand operand operand

equivalent to a classical stack operation: the top is popped and the result is left at tiescale at the same and the result is left at tiescale at the same and the result is left at tiescale at the same and the result is left at tiescale at the same and the result is left at the result is left at the same and the result is left at the same and the result is left at the res

PROGRAMMING NUMERIC APPLICATIONS



The reversed subtraction instructions (subtract real reversed, subtract real reversed and pop, integer subtract reversed) subtract the destination from the source and return the difference to the destination.

interrupt latency in these cases. Accordingly, the instruction is designed to be executed its accordingly.

FMUL //source/destination.source

FMULP destination, source

FPREM can reduce a magnitude difference of up to 2th in one execution. If Figures reduced

The multiplication instructions (multiply real, multiply real and pop, integer multiply) multiply the source and destination operands and return the product to the destination. Coding FMUL ST,ST(0) squares the content of the stack top. To mainder in ST and the instruction (using the partial remainder in ST and the stack top.)

ST>ST(1), then FPREM must be executed again; if ST=ST(1), then the remaindenoisivid JAMRON

FDIV 1 Pr//source/destination, source anique remaind a source of the sou context switch between the instructions in the remainder loop.

FDIVP destination.source

FIDIV

The normal division instructions (divide real, divide real and pop, integer divide) divide the destination by the source and return the quotient to the destination. Alm and seed of thomusa at is in range of FPTAN. Because FPREM produces an exact result, the argument reduction does not

introduce roundoff error into the calculation, even if several iterations are require (OISIVID DESERVA

into range. (The rounding of w does not create the effect source) destination, source of the source

FDIVRP destination, source

FIDIVR source

The reversed division instructions (divide real reversed, divide real reversed and pop, integer divide reversed) divide the source operand by the destination and return the quotient to the destination.

FSQRT

FSQRT (square root) replaces the content of the top stack element with its square root. (Note: The square root of -0 is defined to be -0.) Leading about 100 molecular square root of -0 is defined to be -0.

FSCALE

FSCALE (scale) interprets the value contained in ST(1) as an integer and adds this value to the exponent of the number in ST. This is equivalent to

ST + ST • 2st(i) behilper al nobsteti rentrut

Thus, FSCALE provides rapid multiplication or division by integral powers of 2. It is particularly useful for scaling the elements of a vector.

Note that FSCALE assumes the scale factor in ST(1) is an integral value in the range $-2^{15} \le \times <2^{15}$ If the value is not integral, but is in-range and is greater in magnitude than 1, FSCALE uses the nearest integer smaller in magnitude; i.e., it chops the value toward 0. If the value is out of range, or 0 < $| \times | <$ 1, the instruction will produce an undefined result and will not signal an exception. The recommended practice is to load the scale factor from a word integer to ensure correct operation.

FPREM

FPREM (partial remainder) performs modulo division of the top stack element by the next stack element, i.e., ST(1) is the modulus. FPREM produces an exact result; the precision exception does not occur. The sign of the remainder is the same as the sign of the original dividend.

FPREM operates by performing successive scaled subtractions; obtaining the exact remainder when the operands differ greatly in magnitude can consume large amounts of execution time. Because the 80287 can only be preempted between instructions, the remainder function could seriously increase interrupt latency in these cases. Accordingly, the instruction is designed to be executed iteratively in a software-controlled loop.

FPREM can reduce a magnitude difference of up to 2⁶⁴ in one execution. If FPREM produces a remainder that is less than the modulus, the function is complete and bit C2 of the status word condition code is cleared. If the function is incomplete, C2 is set to 1; the result in ST is then called the partial remainder. Software can inspect C2 by storing the status word following execution of FPREM and re-execute the instruction (using the partial remainder in ST as the dividend), until C2 is cleared. Alternatively, a program can determine when the function is complete by comparing ST to ST(1). If ST>ST(1), then FPREM must be executed again; if ST=ST(1), then the remainder is 0; if ST<ST(1), then the remainder is ST. A higher priority interrupting routine that needs the 80287 can force a context switch between the instructions in the remainder loop.

An important use for FPREM is to reduce arguments (operands) of periodic transcendental functions to the range permitted by these instructions. For example, the FPTAN (tangent) instruction requires its argument to be less than $\pi/4$. Using $\pi/4$ as a modulus, FPREM will reduce an argument so that it is in range of FPTAN. Because FPREM produces an exact result, the argument reduction does *not* introduce roundoff error into the calculation, even if several iterations are required to bring the argument into range. (The rounding of π does not create the effect of a rounded argument, but of a rounded period.)

FPREM also provides the least-significant three bits of the quotient generated by FPREM (in C_3 , C_1 , C_0). This is also important for transcendental argument reduction, because it locates the original angle in the correct one of eight $\pi/4$ segments of the unit circle (see table 2-4). If the quotient is less than 4, then C0 will be the value of C3 before FPREM was executed. If the quotient is less than 2, then C3 will be the value of C1 before FPREM was executed.

Table 2-4. Condition Code Interpretation after FPREM at 0 - to too to associate

| Condition Code | | | | SCALE MARGE rotte relativement | |
|----------------|---|--------------|----------------|---|--|
| the exponent | C3 an in eger and add this value to the crops | | ni na co | CALE (scale) interprets the value contained in 17 | |
| × | 1 | × | × | Incomplete Reduction; further iteration is required for complete reduction. | |
| particularly | es of 2. It is | integral pow | division by | Complete Reduction; C1, C3, and C0 contain the three least- | |
| | the ronge | | | | |
| LE uses the | han 10 FSCA | magnumde 1 | is greater in | (Quotient) MOD 8 = 4 in 100 st suffer of 11 | |
| | sign O an er | | | (Quotient) MOD 8 = 1 | |
| | are ccorect op | | | 1010 (Quotient) MOD 8 = 5 solidary babhammoost | |
| 1 | 0 | 0 | 0 | (Quotient) MOD 8 = 2 | |
| 1 | 0 | 0 | 1 | (Quotient) MOD 8 = 6 | |
| dosta fixen s | terner0 by the | top Rack c | dr lo Oroisivi | FPREM (quotient) MOD 8 = 3 smort lainsq) M3599 | |
| tion dpes not | recision except | result the p | ices ar exact | | |



Note that instructions other than those in the comparison group may update the condition TAIDINA

FRNDINT (round to integer) rounds the top stack element to an integer. For example, assume that ST contains the 80287 real number encoding of the decimal value 155.625. FRNDINT will change the value to 155 if the RC field of the control word is set to down or chop, or to 156 if it is set to up or nearest.

register on the stack, or a short or long real memory operand. If an operand is not coded, ST | TDARTKA

FXTRACT (extract exponent and significand) "decomposes" the number in the stack top into two numbers that represent the actual value of the operand's exponent and significand fields. The "exponent" replaces the original operand on the stack and the "significand" is pushed onto the stack. Following execution of FXTRACT, ST (the new stack top) contains the value of the original significand expressed as a real number: its sign is the same as the operand's, its exponent is 0 true (16,383 or 3FFFH biased), and its significand is identical to the original operand's. ST(1) contains the value of the original operand's true (unbiased) exponent expressed as a real number. If the original operand is zero, FXTRACT produces zeros in ST and ST(1) and both are signed as the original operand.

To clarify the operation of FXTRACT, assume ST contains a number of whose true exponent is +4 (i.e., its exponent field contains 4003H). After executing FXTRACT, ST(1) will contain the real number +4.0; its sign will be positive, its exponent field will contain 4001H (+2 true) and its significand field will contain $1_{\Delta}00...00B$. In other words, the value in ST(1) will be $1.0 \times 2^2 = 4$. If ST contains an operand whose true exponent is -7 (i.e., its exponent field contains 3FF8H), then FXTRACT will return an "exponent" of -7.0; after the instruction executes, ST(1)'s sign and exponent fields will contain C001H (negative sign, true exponent of 2), and its significand will be $1_{\Delta}1100...00B$. In other words, the value in ST(1) will be $-1.11 \times 2^2 = -7.0$. In both cases, following FXTRACT, ST's sign and significand fields will be the same as the original operand's, and its exponent field will contain 3FFFH (0 true).

FXTRACT is useful in conjunction with FBSTP for converting numbers in 80287 temporary real format to decimal representations (e.g., for printing or displaying). It can also be useful for debugging, because it allows the exponent and significant parts of a real number to be examined separately.

FABS

FABS (absolute value) changes the top stack element to its absolute value by making its sign positive.

FCHS


FCHS (change sign) complements (reverses) the sign of the top stack element.

Compare real and pop

Comparison Instructions and all of the Condition Code Interpretation at a condition Code Interpretation at Condition Code Interpretation at Condition Code Interpretation at Code Inter

Each of these instructions (table 2-5) analyzes the top stack element, often in relationship to another operand, and reports the result in the status word condition code. The basic operations are compare, test (compare with zero), and examine (report tag, sign, and normalization). Special forms of the compare operation are provided to optimize algorithms by allowing direct comparisons with binary integers and real numbers in memory, as well as popping the stack after a comparison.

The FSTSW (store status word) instruction may be used following a comparison to transfer the condition code to memory for inspection.



the value to 155 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to down or chop, or to 25 if the RC field of the control word is set to 25 if the RC field of the Control word is set to 25 if the RC field of the RC fiel

FCOM (compare real) compares the stack top to the source operand. The source operand may be a register on the stack, or a short or long real memory operand. If an operand is not coded, ST is compared to ST(1). Positive and negative forms of zero compare identically as if they were unsigned. Following the instruction, the condition codes reflect the order of the operands as shown in table 2-6.

NaNs and ∞ (projective) cannot be compared and return C3=C0=1 as shown in the table.

FCOMP //source

FCOMP (compare real and pop) operates like FCOM, and in addition pops the stack.

To clarify the operation of FXTRACT, assume ST contains a number of whose true expon99MOO7

FCOMPP (compare real and pop twice) operates like FCOM and additionally pops the stack twice, discarding both operands. The comparison is of the stack top to ST(1); no operands may be explicitly coded.

contain COOLH (negative sign, true exponent of 2), and its significand will be 1 All OC source MOOTH

FICOM (integer compare) converts the source operand, which may reference a word or short binary integer variable, to temporary real and compares the stack top to it.

to decimal representations (e.g., for printing or displaying). It can also be useful for de source

FICOMP (integer compare and pop) operates identically to FICOM and additionally discards the value in ST by popping the stack.

Table 2-5. Comparison Instructions

| FCOM FCOMP FCOMPP FICOM | Compare real Compare real and pop Compare real and pop twice Integer compare |
|---|--|
| FICOMP eleme for state of the FTST FXAM | Integer compare and pop size square) 2408 Test Examine |

Table 2-6. Condition Code Interpretation after FCOM

| nship to anothe | Condition Condition | Each of these instructions (table 2-5) | | |
|--------------------------------|----------------------------------|--|---------------------------------------|---|
| ragmoC3/it to a | mol LC27S (no | pasile C1 m bas | ngia (CO Toque) | open Moor after FCOM in the test (compare with zero), and examine |
| o 0 0 ansfer the cond | Som. 0 0 compar 0 on to tr | after «X ompar X sed foll X ving a | opping 0 e stack 1 1 1ction nOay be u | ST > source ST < source ST = source ST is not comparable |

FTST

FTST (test) tests the top stack element by comparing it to zero. The result is posted to the condition codes as shown in table 2-7.

FXAM

FXAM (examine) reports the content of the top stack element as positive/negative and NaN/unnormal/denormal/normal/zero, or empty. Table 2-8 lists and interprets all the condition code values that FXAM generates. Although four different encodings may be returned for an empty register, bits C3 and C0 of the condition code are both 1 in all encodings. Bits C2 and C1 should be ignored when examining for empty.

Transcendental Instructions motional are accorded as a second and instructions motion and a second as a second as

The instructions in this group (table 2-9) perform the time-consuming *core calculations* for all common trigonometric, inverse trigonometric, hyperbolic, inverse hyperbolic, logarithmic, and exponential functions. Prologue and epilogue software may be used to reduce arguments to the range accepted by the instructions and to adjust the result to correspond to the original arguments if necessary. The transcendentals operate on the top one or two stack elements, and they return their results to the stack, also.

Table 2-7. Condition Code Interpretation after FTST

| Condition Code | | | N (0). 6 he operati | PIAPI (partial tangent) computes the function $Y/X = TA$ ement; it must lie in the range $0 \le 0 \le \pi/4$. The result of |
|------------------|------------------|-------------|------------------------|---|
| СЗ | C2 | C1 | СО | the stack and X are stacked at the stack and the stack and the stack and the stack are stacked at the stack and the stack are stacked at the |
| 0 0 1 1 | 0 0 0 1 | X X X | 0 1 0 1 | ST > 0 ST < 0 ST = 0 ST is not comparable; (i.e., it is a NaN or projective infinity) |

Table 2-8. FXAM Condition Code Settings ∞ > (0)T8 > (1)T8 ≥ 0

| C3 bnersq | Y sal C2 | (new) s12k top, o | d returnOO) to the | ack noitstanglerom from struction pops the stack as |
|---|--|--|---|--|
| 0 | 0 0 0 0 0 1. X is then from | 0 0 1 1 1 1 1 1 1 1 1 1 1 2 2 4 1 1 2 1 2 1 | 0 1 0 1 1 1 1 1 1 1 1 2 0.5. Tore result | + Unnormal + NaN - Unnormal - NaN + Normal + ∞ - Normal |
| 0 1 | | accurato result e | to produ o e a very | o - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - |
| 1 1 1 1 1 | (to rew 0, a or be 1 1 1 1 1 | than 2 nf y be rai 0 0 1 1 | tedto solley work 0 1 0 1 | Empty + Denormal Empty - Denormal Empty - Denormal Empty |



Table 2-9. Transcendental Instructions

| La channa | FPTAN THE PART OF | Partial tangent of the Partial tangent |
|------------|---|--|
| F2X FYL | FPATAN | Partial arctangent |
| | F2XM1 | 2×-1 |
| | FYL2X | Y • log₂X |
| | FYL2XP1 | Y • log₂(X + 1) |

mal/denormal/normal/zero, or empty. Table 2 aron interprets all the condition code values that

The transcendental instructions assume that their operands are valid and in-range. The instruction descriptions in this section provide the allowed operand range of each instruction.

All operands to a transcendental must be normalized; denormals, unnormals, infinities, and NaNs are considered invalid. (Zero operands are accepted by some functions and are considered out-of-range by others). If a transcendental operand is invalid or out-of-range, the instruction will produce an undefined result without signalling an exception. It is the programmer's responsibility to ensure that operands are valid and in-range before executing a transcendental. For periodic functions, FPREM may be used to bring a valid operand into range.

FPTAN $0 \le ST(0) \le \pi/4$

FPTAN (partial tangent) computes the function $Y/X = TAN(\Theta)$. Θ is taken from the top stack element; it must lie in the range $0 \le \Theta \le \pi/4$. The result of the operation is a ratio; Y replaces Θ in the stack and X is pushed, becoming the new stack top.

Table 2-7. Condition Code Interpretation after FTST

The ratio result of FPTAN and the ratio argument of FPATAN are designed to optimize the calculation of the other trigonometric functions, including SIN, COS, ARCSIN, and ARCCOS. These can be derived from TAN and ARCTAN via standard trigonometric identities.

FPATAN

Table 2-8. FXAM Condition Code Settings $\infty > (0)$ TS > (1)TS ≥ 0

FPATAN (partial arctangent) computes the function $\Theta = ARCTAN (Y/X)$. X is taken from the top stack element and Y from ST(1). Y and X must observe the inequality $0 \le Y < X < \infty$. The instruction pops the stack and returns Θ to the (new) stack top, overwriting the Y operand.

F2XM1 $0 \le ST(0) \le 0.5$

F2XM1 (2 to the X minus 1) calculates the function $Y = 2^x - 1$. X is taken from the stack top and must be in the range $0 \le X \le 0.5$. The result Y replaces X at the stack top.

This instruction is designed to produce a very accurate result even when X is close to 0. To obtain $Y=2^x$, add 1 to the result delivered by F2XM1.

The following formulas show how values other than 2 may be raised to a power of X:

 $10^{x} = 2^{x \cdot LOG_{2}10}$ $e^{x} = 2^{x \cdot LOG_{2}e}$ $y^{x} = 2^{x \cdot LOG_{2}Y}$



PROGRAMMING NUMERIC APPLICATIONS



As shown in the next section, the 80287 has built-in instructions for loading the constants LOG_210 and LOG_2e , and the FYL2X instruction may be used to calculate $X \cdot LOG_2Y$.

FYL2X

$$0 < ST(0) < \infty - \infty < ST(1) < \infty$$

FYL2X (Y log base 2 of X) calculates the function $Z = Y \cdot LOG_2X$. X is taken from the stack top and Y from ST(1). The operands must be in the ranges $0 < X < \infty$ and $-\infty < Y < +\infty$. The instruction pops the stack and returns Z at the (new) stack top, replacing the Y operand.

This function optimizes the calculations of log to any base other than two, because a multiplication is always required:

LOG_n2•LOG₂X

FYL2XP1

$$0 \le |ST(0)| < (1-(\sqrt{2/2})) - \infty < ST(1) < \infty$$

FYL2XP1 (Y log base 2 of (X + 1)) calculates the function $Z = Y \cdot LOG_2(X + 1)$. X is taken from the stack top and must be in the range $0 \le |X| < (1 - (\sqrt{2}/2))$. Y is taken from ST(1) and must be in the range $-\infty < Y < \infty$. FYL2XP1 pops the stack and returns Z at the (new) stack top, replacing Y.

The instruction provides improved accuracy over FYL2X when computing the log of a number very close to 1, for example $1 + \epsilon$ where $\epsilon << 1$. Providing ϵ rather than $1 + \epsilon$ as the input to the function allows more significant digits to be retained.

Constant Instructions

Each of these instructions (table 2-10) loads (pushes) a commonly-used constant onto the stack. The values have full temporary real precision (64 bits) and are accurate to approximately 19 decimal digits. Because a temporary real constant occupies 10 memory bytes, the constant instructions, which are only two bytes long, save storage and improve execution speed, in addition to simplifying programming.

FLDZ

FLDZ (load zero) loads (pushes) +0.0 onto the stack.

FLD1

FLD1 (load one) loads (pushes) +1.0 onto the stack.

STEW/FNSTOW
onto the stack.

Table 2-10. Constant Instructions

| FLDZ state sve2 | Load + 0.0 |
|------------------------|--------------------------|
| FLD1 ata enotes 9 | Load + 1.0 |
| retniorFLDPI tosmoroni | Load π |
| FLDL2T | Load log₂10 |
| FLDL2E | Load log₂e |
| FLDLG2 | Load log ₁₀ 2 |
| FLDLN2 | Load log _e 2 |
| | |

FYL2X instruction may be used to calculate X•LOG₂Y.

FLDPI (load π) loads (pushes) π onto the stack.

FLDL2T

FLDL2T (load log base 2 of 10) loads (pushes) the value LOG₂10 onto the stack.

FLDL2E

FLDL2E (load log base 2 of e) loads (pushes) the value LOG₂e onto the stack.

FLDLG2

FLDLG2 (load log base 10 of 2) loads (pushes) the value LOG₁₀2 onto the stack.

FLDLN2

FLDLN2 (load log base e of 2) loads (pushes) the value LOG_c2 onto the stack.

Processor Control Instructions

The processor control instructions shown in table 2-11 are not typically used in calculations; they provide control over the 80287 NPX for system-level activities. These activities include initialization, exception handling, and task switching.

As shown in table 2-11, many of the NPX processor control instructions have two forms of assembler mnemonic:

- A wait form, where the mnemonic is prefixed only with an F, such as FSTSW. This form checks
 for unmasked numeric errors.
- A no-wait form, where the mnemonic is prefixed with an FN, such as FNSTSW. This form ignores
 unmasked numeric errors.

Table 2-11. Processor Control Instructions

| FSTSW AX/FNSTSW AX | Initialize processor Set Protected Mode Load control word Store control word Store status word Store status word to AX Clear exceptions |
|--|---|
| FSTENV/FNSTENV Profession fraction frac | Store Environment Load environment Save state Restore state Increment stack pointer Decrement stack pointer Free register No operation CPU Wait |

FYL2X

When the control instruction is coded using the *no-wait* form of the mnemonic, the ASM286 assembler does not precede the ESC instruction with a *wait* instruction, and the CPU does not test the ERROR status line from the NPX before executing the processor control instruction.

Only the processor control class of instructions have this alternate no-wait form. All numeric instructions are automatically synchronized by the 80286, with the CPU testing the BUSY status line and only executing the numeric instruction when this line is inactive. Because of this automatic synchronization by the 80286, numeric instructions for the 80287 need not be preceded by a CPU wait instruction in order to execute correctly.

It should also be noted that the 8087 instructions FENI and FDISI perform no function in the 80287. If these opcodes are detected in an 80286/80287 instruction stream, the 80287 will perform no specific operation and no internal states will be affected. For programmers interested in porting numeric software from iAPX 86 or iAPX 88 environments to the iAPX 286, however, it should be noted that program sections containing these exception-handling instructions are not likely to be completely portable to the iAPX 286/20. Appendix B contains a more complete description of the differences between the 80287 and the 8087 NPX.

FINIT/FNINIT

FINIT/FNINIT (initialize processor) sets the 80287 NPX into a known state, unaffected by any previous activity. The no-wait form of this instruction will cause the 80287 to abort any previous numeric operations currently executing in the NEU. This instruction performs the functional equivalent of a hardware RESET, with one exception; FINIT/FNINIT does not affect the current 80287 operating mode (either Real-Address mode or Protected mode). FINIT checks for unmasked numeric exceptions, FNINIT does not.

Note that if FNINIT is executed while a previous 80287 memory-referencing instruction is running, 80287 bus cycles in progress will be aborted. This instruction may be necessary to clear the 80287 if a Processor Extension Segment Overrun Exception (Interrupt 9) is detected by the CPU.

in the status word. As a consequence, the 80287's ERROR line goes inactive. FCLEX ciMQT327

FSETPM (set Protected mode) sets the operating mode of the 80287 to Protected Virtual-Address mode. When the 80287 is first initialized following hardware RESET, it operates in Real-Address mode, just as does the 80286 CPU. Once the 80287 NPX has been set into Protected mode, only a hardware RESET can return the NPX to operation in Real-Address mode.

When the 80287 operates in Protected mode, the NPX exception pointers are represented differently than they are in Real-Address mode (see the FSAVE and FSTENV instructions that follow). This distinction is evident primarily to writers of numeric exception handlers, however. For general application programmers, the operating mode of the 80287 need not be a concern.

FSAVE/FNSAVE is useful whenever a program wants to save the current state oppnos WOCLF

FLDCW (load control word) replaces the current processor control word with the word defined by the source operand. This instruction is typically used to establish or change the 80287's mode of operation. Note that if an exception bit in the status word is set, loading a new control word that unmasks that exception and clears the interrupt enable mask will generate an immediate interrupt request before the next instruction is executed. When changing modes, the recommended procedure is to first clear any exceptions and then load the new control word.



When the control instruction is coded using the mo-way form of the manner instruction is coded using the mo-way form of the manner instruction is coded using the manner in the manner i

FSTCW/FNSTCW (store control word) writes the current processor control word to the memory location defined by the destination. FSTCW checks for unmasked numeric exceptions, FNSTCW does not appear and the current location and the control word of the memory location defined by the destination.

only executing the numeric instruction when this line is inactive. Becau**noitanitsab watzna/watza** ation by the 80286, *numeric* instructions for the 80287 need not be preceded by a CPU wait instruction

FSTSW/FNSTCW (store status word) writes the current value of the 80287 status word to the destination operand in memory. The instruction is used to

- Implement conditional branching following a comparison or FPREM instruction (FSTSW)
- Poll the 80287 to determine if it is busy (FNSTSW) of almomorphis 88 X4Ai to 88 X4Ai mon
- . Invoke exception handlers in environments that do not use interrupts (FSTSW). animismoo and the

FSTSW checks for unmasked numeric exceptions, FNSTSW does not.

FSTSW AX/FNSTSW AX

FSTSW AX/FNSTSW AX (store status word to AX) is a special 80287 instruction that writes the current value of the 80287 status word directly into the 80286 AX register. This instruction optimizes conditional branching in numeric programs, where the 80286 CPU must test the condition of various NPX status bits. The waited form checks for unmasked numeric exceptions, the non-waited for does not.

When this instruction is executed, the 80286 AX register is updated with the NPX status word before the CPU executes any further instructions. In this way, the 80286 can immediately test the NPX status word without any WAIT or other synchronization instructions required.

Processor Extension Segment Overrun Exception (Interrupt 9) is detected by the CPI XALONA/XALON

FCLEX/FNCLEX (clear exceptions) clears all exception flags, the error status flag and the busy flag in the status word. As a consequence, the 80287's ERROR line goes inactive. FCLEX checks for unmasked numeric exceptions, FNCLEX does not.

mode. When the 80287 is first initialized following hardware RESET mode, just as does the 80286 CPU. Once the 80287 NPX has been a noite and available and available and a second control of the sound o

FSAVE/FNSAVE (save state) writes the full 80287 state—environment plus register stack—to the memory location defined by the destination operand. Figure 2-1 shows the layout of the 94-byte save area; typically the instruction will be coded to save this image on the CPU stack. FNSAVE delays its execution until all NPX activity completes normally. Thus, the save image reflects the state of the NPX following the completion of any running instruction. After writing the state image to memory, FSAVE/FNSAVE initializes the 80287 as if FINIT/FNINIT had been executed.

FSAVE/FNSAVE is useful whenever a program wants to save the current state of the NPX and initialize it for a new routine. Three examples are

- An operating system needs to perform a context switch (suspend the task that had been running and give control to a new task).
- An exception handler needs to use the 80287.
- An application task wants to pass a "clean" 80287 to a subroutine.






Figure 2-1. FSAVE/FRSTOR Memory Layout

FSAVE checks for unmasked numeric errors before executing, FNSAVE does not. An FWAIT should be executed before CPU interrupts are enabled or any subsequent 80287 instruction is executed. Other CPU instructions may be executed between the FNSAVE/FSAVE and the FWAIT.

FRSTOR source

FRSTOR (restore state) reloads the 80287 from the 94-byte memory area defined by the source operand. This information should have been written by a previous FSAVE/FNSAVE instruction and not altered by any other instruction. An FWAIT is not required after FRSTOR. FRSTOR will automatically wait and check for interrupts until all data transfers are completed before continuing to the next instruction.

Note that the 80287 "reacts" to its new state at the conclusion of the FRSTOR; it will, for example, generate an exception request if the exception and mask bits in the memory image so indicate when the next WAIT or error-checking-ESC instruction is executed.

8 2-17 122164-001

FSTENV/FNSTENV (store environment) writes the 80287's basic status—control, status, and tag words, and exception pointers—to the memory location defined by the destination operand. Typically, the environment is saved on the CPU stack. FSTENV/FNSTENV is often used by exception handlers because it provides access to the exception pointers that identify the offending instruction and operand. After saving the environment, FSTENV/FNSTENV sets all exception masks in the processor. FSTENV checks for pending errors before executing, FNSTENV does not.

Figure 2-2 shows the format of the environment data in memory. FNSTENV does not store the environment until all NPX activity has completed. Thus, the data saved by the instruction reflects the 80287 after any previously decoded instruction has been executed. After writing the environment image to memory, FNSTENV/FSTENV initializes the 80287 state as if FNINIT/FINIT had been executed.

FSTENV/FNSTENV must be allowed to complete before any other 80287 instruction is decoded. When FSTENV is coded, an explicit FWAIT, or assembler-generated WAIT, should precede any subsequent 80287 instruction.




Figure 2-2. FSTENV/FLDENV Memory Layout Total to TIAW trended



FLDENV source

FLDENV (load environment) reloads the environment from the memory area defined by the source operand. This data should have been written by a previous FSTENV/FNSTENV instruction. CPU instructions (that do not reference the environment image) may immediately follow FLDENV. An FWAIT is not required after FLDENV. FLDENV will automatically wait for all data transfers to complete before executing the next instruction.

Note that loading an environment image that contains an unmasked exception will cause a numeric exception when the next WAIT or error-checking-ESC instruction is executed.

FINCSTP

FINCSTP (increment stack pointer) adds 1 to the stack top pointer (ST) in the status word. It does not alter tags or register contents, nor does it transfer data. It is not equivalent to popping the stack, because it does not set the tag of the previous stack top to empty. Incrementing the stack pointer when ST=7 produces ST=0.

FDECSTP

FDECSTP (decrement stack pointer) subtracts 1 from ST, the stack top pointer in the status word. No tags or registers are altered, nor is any data transferred. Executing FDECSTP when ST=0 produces ST=7.

and the 80287 NPX. In addition, slow memories requiring the insertion of wait states in bus cycles

FFREE destination due to other processors in the system, may lengthen occarend incidents and inciden

FFREE (free register) changes the destination register's tag to empty; the content of the register is unaffected.

The CPU overhead in handling the ESC instruction opcode takes only a single CPU bus event

FNOP (no operation) stores the stack top to the stack top (FST ST,ST(0)) and thus effectively performs no operation.

FWAIT (CPU INSTRUCTION)

FWAIT is not actually an 80287 instruction, but an alternate mnemonic for the CPU WAIT instruction. The FWAIT or WAIT mnemonic should be coded whenever the programmer wants to synchronize the CPU to the NPX, that is, to suspend further instruction decoding until the NPX has completed the current instruction. FWAIT will check for unmasked numeric exceptions.

top. ST(3TON next-on-stack register, ST(2) is below

A CPU instruction should not attempt to access a memory operand until the 80287 instruction has completed. For example, the following coding shows how FWAIT can be used to force the CPU instruction to wait for the 80287:

FIST VALUE FWAIT; Wait for FIST to complete MOV AX, VALUE

More information on when to code an FWAIT instruction is given in a following section of this chapter, "Concurrent Processing with the 80287."



Instruction Set Reference Information

Table 2-14 later in this chapter lists the operating characteristics of all the 80287 instructions. There is one table entry for each instruction mnemonic; the entries are in alphabetical order for quick lookup. Each entry provides the general operand forms accepted by the instruction as well as a list of all exceptions that may be detected during the operation.

One entry exists for each combination of operand types that can be coded with the mnemonic. Table 2-12 explains the operand identifiers allowed in table 2-14. Following this entry are columns that provide execution time in clocks, the number of bus transfers run during the operation, the length of the instruction in bytes, and an ASM286 coding sample.

INSTRUCTION EXECUTION TIME

The execution of an 80287 instruction involves three principal activities, each of which may contribute to the overall execution time of the instruction: and the second of the instruction and the second of the second of

- 80286 CPU overhead involved in handling the ESC instruction opcode and setting up the 80287
 NPX
- Instruction execution by the 80287 NPX
- Operand transfers between the 80287 NPX and memory or a CPU register

The timing of these various activities is affected by the individual clock frequencies of the 80286 CPU and the 80287 NPX. In addition, slow memories requiring the insertion of wait states in bus cycles, and bus contention due to other processors in the system, may lengthen operand transfer times.

No tags or registers are altered, nor is any data transferred. Executing FDECSTP when ST=0 produces

In calculating an overall execution time for an individual numeric instruction, analysts must take each of these activities into account. In most cases, it can be assumed that the numeric instructions have already been prefetched by the 80286 and are awaiting execution.

• The CPU overhead in handling the ESC instruction opcode takes only a single CPU bus cycle before the 80287 begins its execution of the numeric instruction. The timing of this bus cycle is determined by the CPU clock. Additional CPU activity is required to set up the 80287's instruction and data pointer registers, but this activity occurs after the 80287 has begun executing its instruction, and so this parallel activity does not affect total execution time.

Table 2-12. Key to Operand Types

| Identifier Identifier | FWAIT is not actually an 80 notinened and an alternate machine ition. The FWAIT or WAIT notine and be coded whenever the |
|---------------------------------------|--|
| g until the NPX has completed trions. | Stack top; the register currently at the top of the stack. |
| ST(i) | A register in the stack i $(0 \le i \le 7)$ stack elements from the top. ST(1) is the next-on-stack register, ST(2) is below ST(1), etc. |
| Short-real Short-real | A short real (32 bits) number in memory. |
| Long-real | A long real (64 bits) number in memory. |
| Temp-real | A temporary real (80 bits) number in memory. |
| Packed-decimal | A packed decimal integer (18 digits, 10 bytes) in memory. |
| Word-integer | A word binary integer (16 bits) in memory. |
| Short-integer | A short binary integer (32 bits) in memory. |
| Long-integer aniwoll | s m no A long binary integer (64 bits) in memory. |
| nn-bytes | A memory area nn bytes long. |

- "lejri
- The duration of individual numeric instructions executing on the 80287 varies for each instruction. Table 2-14 quotes a typical execution clock count and a range for each 80287 instruction. Dividing the figures in the table by 5 (for a 5-MHz 80287 NPX clock) produces an execution time in microseconds. The typical case is an estimate for operand values that normally characterize most applications. The range encompasses best- and worst-case operand values that may be found in extreme circumstances.
- The operand transfer time required to transfer operands between the 80287 and memory or a CPU register depends on the number of words to be transferred, the frequency of the CPU clock controlling bus timing, the number of wait states added to accommodate slower memories, and whether operands are based at even or odd memory addresses. Some (small) additional number of bus cycles may also be lost due to the asynchronous nature of the PEREQ/PEACK handshaking between the 80286 and 80287, and this interaction varies with relative frequencies of the CPU and NPX clocks.

The execution clock counts for the NPX execution of instructions shown in table 2-14 assume that no exceptions are detected during execution. Invalid operation, denormalized operand (unmasked), and zero divide exceptions usually decrease execution time from the typical figure, but execution still falls within the indicated range. The precision exception has no effect on execution time. Unmasked overflow and underflow, and masked denormalized exceptions impose additional execution penalties as shown in table 2-13. Absolute worst-case execution times are therefore the high range figure plus the largest penalty that may be encountered.

BUS TRANSFERS

NPX instructions that reference memory require bus cycles to transfer operands between the NPX and memory. The actual number of transfers depends on the length of the operand and the alignment of the operand in memory. In table 2-14, the first figure gives execution clocks for even-addressed operands, while the second gives the clock count for odd-addressed operands.

For operands aligned at word boundaries, that is, based at even memory addresses, each word to be transferred requires one bus cycle between the 80286 data channel and memory, and one bus cycle to the NPX. For operands based at odd memory addresses, each word transfer requires two bus cycles to transfer individual bytes between the 80286 data channel and memory, and one bus cycle to the NPX.

NOTE

For best performance, operands for the 80287 should be aligned along word boundaries; that is, based at even memory addresses. Operands based at odd memory addresses are transferred to memory essentially byte-at-a-time and may take half again as long to transfer as word-aligned operands.

Additional transfer time is required if slow memories are being used, requiring the insertion of wait states into the CPU bus cycle. In multiprocessor environments, the bus may not be available immediately; this overhead can also increase effective transfer time.

Table 2-13. Execution Penalties 1008 0.187

| Exception | | Additional Clocks | | |
|--|---------------------------|-------------------|--------------|----------------|
| Overflow (unmasked) Underflow (unmasked) | Sperand Word Transfers | Range | lsolgy 16 | Operands |
| Denormalized (masked) | 5 | 290-310 | 00833 | packed-decimal |

80287 instructions that do not reference memory are two bytes long. Memory reference instructions vary between two and four bytes. The third and fourth bytes are for the 8- or 16-bit displacement values used in conjunction with the standard 80286 memory-addressing modes.

Note that the lengths quoted in table 2-14 for the processor control instructions (FNINIT, FNSTCW, FNSTSW, FNSTSW AX, FNCLEX, FNSTENV, and FNSAVE) do not include the one-byte CPU wait instruction inserted by the ASM286 assembler if the control instruction is coded using the wait form of the mnemonic (e.g. FINIT, FSTCW, FSTSW, FSTSW AX, FCLEX, FSTENV, and FSAVE). wait and no-wait forms of the processor control instructions have been described in the preceding section titled "Processor Control Instructions."

tusexe and em Table 2-14. Instruction Set Reference Data was anotigeous edivide ones.

| on penalties agara | FABS (no e Absolute v | operands) value | exceptions impo in times are ther | Except | and underflow, and masked denor in table 2-13. Absolute worsl-:anoi penalty that may be encountered. | |
|---|--------------------------|----------------------------|--|---|---|--|
| Operands | Executio | n Clocks | Operand Word | Code | | |
| | Typical | Range | Transfers | Bytes | Coding Example | |
| (no operands) | 14 | 10-17 | 0 | 2 | FABS | |
| end the alignment and the addressed operand | FADD //so Add real | | and the same of th | -Moob - | nemory. The actual number of tra- be operand in meq.,U,O,Q,E.senoil while the second gives the clock co | |
| rrer, each word to b | Executio | n Clocks | Operand Word | Code | For operands aligned at word boy | |
| Operands 2328 | Typical | Range | Transfers | Bytes | Coding Example | |
| //ST,ST(i)/ST(i),STaus short-real long-real | 105 110 | 70-100 90-120 95-125 | 6 data (0 annel s 2 NATE | 2-4 2-4 | FADD ST,ST(4) subivibri tolenst FADD AIR_TEMP [SI] FADD [BX].MEAN | |
| | | | | | For best performance, operand is, based at eq. U,O,O,I,I sanotion memory essential. | |
| | Execution Clocks | | Operand Word | Code | digned operands. | |
| the isbnaraqof wai | Typical | Range | Transfers | Bytes | addition slqmax3 gniboo is require tates into the CPU bus cycle. In p | |
| ST(i),ST | 90 | 75-105 | tive transfer tim | se gree | FADDP ST(2),ST | |
| FBLD | | rce ecimal (BCD | 13. Execution baol (| Except | ions: I | |
| | Execution Clocks | | | Code | | |
| Stocks | Executio | | | Code Bytes | Sample Coding Example | |
| Operands | Typical | Range | Operand Word Transfers | 1 | Baseman wolfreball | |





| FBSTP | FBSTP des Packed de | |) store and pop | Evcent | Comparison | COMPP |
|---|------------------------|-------------------------|------------------------|--|--|---------------------------------------|
| | Execution Clocks | | Operand Word | Code | | FormationO |
| Operands a gra | Typical | Range | Transfers | Bytes | Typical | Example 0 |
| packed-decimal | 530 | 520-540 | 5 | 2-4 | FBSTP [BX].FC | DRECAST 1990 on |
| FCHS | FCHS (no Change sign | | da) ter | Except | ions: Legan | PECSTP |
| | | n Clocks | Operand Word | Code | Execution | |
| Operands 3 gn | Typical | Range | Transfers | Bytes | Typical | Example 10 |
| (no operands) | 915030 | 10-17 | 0 | 2 -0 | FCHS @ | no operands) |
| FCLEX/FNCLEX | FCLEX/FN Clear exce | ICLEX(no o | perands) 02,000 | Except | ions: None | Vid= |
| | Execution Clocks | | Operand Word | Code | | |
| Operands 3 ga | Typical | Range | Transfers | Bytes | Coding Example 40 | |
| (no operands) | 5 VIC | 2-8 | 0 | 93- 2 03 | FNCLEX | /ST(i),ST |
| FCOM | FCOM //sc Compare r | urce | 4 | | 225 2 D ,I :enoi | ong-real |
| 9, 0, 9 | Executio | n Clocks | 9010 | THE REAL PROPERTY AND ADDRESS OF THE PERSON NAMED IN | Divide real and | |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | Coding | Example |
| //ST(i) short-real long-real | 45 65 70 | 40-50 60-70 65-75 | 0 2 4 | 2 2-4 2-4 | FCOM ST(1) FCOM [BP].UP FCOM WAVEL | |
| FCOMP 9,U,C | FCOMP //s Compare r | ource eal and po | nation, source | Except | ions: I, D | RVIQ- |
| Operands 3 pa | | n Clocks | Operand Word | axlook Code | Execution I | Example 90 |
| | Typical | Range | Transfers | Bytes | Typical | , |
| //ST(i) Ta short-real AALBAJUS long-real BAJABGAS | X8683VIC | 42-52 63-73 67-77 | 0 2 4 | 2 2-4 2-4 | | TE.(I)TE\(II)TE.TE\\ 2].N_READINGS TY |





Table 2-14. Instruction Set Reference Data (Cont'd.)

| FCOMPP | FCOMPP (r Compare r | | ls) p twice ns enois (| Except | ions: I, D | | |
|---------------------------------------|---------------------------|-------------------------------|---------------------------|-----------------|--|--|--|
| | Execution Clocks | | Operand Word | Code | Execution | | |
| Operands 3 pm | Typical | Range | Transfers | Bytes | Coding Example 40 | | |
| (no operands) | рха 50 тав | 45-55 | 0 | 012-03 | FCOMPP Ismideb-bevious | | |
| FDECSTP | FDECSTP Decrement | (no operan t stack poir | | Except | ions: None | | |
| Operands | Executio | n Clocks | Operand Word | Code | Execution | | |
| Operands 3 ga | Typical | Range | Transfers | Bytes | Coding Example | | |
| (no operands) | 9 SHO | 6-12 | - 0 | 72-01 | FDECSTP (abnaseque on | | |
| FDIV | FDIV //sou Divide real | | ation,source stack | Except | ions: I, D, Ż, O, U, P | | |
| Onerenda | Execution Clocks | | Operand Word | Code | Coding Example | | |
| Operands 3 pn | Typical | Range | Transfers | Bytes | isoigyT | | |
| //ST(i),ST short-real long-real | 198 220 225 | 193-203 215-225 220-230 | 0 2 4 | 2 2-4 2-4 | FDIV 8 (abnasago on FDIV DISTANCE FDIV ARC [DI] | | |
| long roal | | Exception | | - 01 | FCOM FCOM //sour | | |
| FDIVP | FDIVP des Divide real | tination, so | urce | Except | ions: I, D, Z, O, U, P | | |
| ng Example | Execution Clocks | | Operand Word | Code | Operands Typical | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| ST(i),ST TE,(i)TS | VA 202 | 197-207 | 0 | 2-33 | FDIVP ST(4),ST | | |
| FDIVR | FDIVR //sc Divide real | | nation, source | Except | ions: I, D, Z, O, U, P | | |
| | | n Clocks | Operand Word | Code | Execution (| | |
| Operands 3 ga | Typical | Range | Transfers | Bytes | Coding Example q0 | | |
| //ST,ST(i)/ST(i),ST short-real | 199 221 226 | 194-204 216-226 221-231 | 0 2 4 | 2 2-4 2-4 | FDIVR ST(2),ST FDIVR [BX].PULSE_RATE FDIVR RECORDER.FREQUENC | | |

Table 2-14. Instruction Set Reference Data (Cont'd.)

| FDIVRP 9,0,0 | FDIVRP de Divide real | | | Except | ions: I, D, Z, O, U, P | |
|-------------------------------|--------------------------|--------------------|---------------------------|-----------------|---|--|
| | Execution Clocks | | Sugarand Mount | locks | Execution (| |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | Coding Example | |
| EY.OBSERV TR,(i)TR | VB 203 VIC | 198-208 | Ó | 2 | FDIVRP ST(1),ST | |
| FFREE 9,0, | FFREE des | | 1 | | ions: None P AVIGE | |
| | Executio | n Clocks | On area of Wand | Code | Execution C | |
| Operands | Typical | Range | Operand Word Transfers | Bytes | Coding Example | |
| ST(i) GROOD_X | .jaellavio | 9-16 | 0 | e2-as | FFREE ST(1) regenti-brow | |
| FIADD | FIADD sou Integer add | | - | Except | ions: I, D, O, P | |
| | Execution Clocks | | Operand Word | Code | N 11 | |
| Operands etgmsx3 pe | Typical | Range | biTransfers O | Bytes | Coding Example | |
| word-integer short-integer | 120 125 | 102-137 108-143 | 1 2 | 2-4 2-4 | FIADD DISTANCE_TRAVELLED FIADD PULSE_COUNT [SI] | |
| FICOM TUUOC.320 | FICOM sou Integer cor | ırce | 4) | 88-08 Except | ong-integer 64 c | |
| | Executio | n Clocks | | · V | Integer multiply | |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | Coding Example | |
| word-integer | 80 | 72-86 | £18185511 1 | 2-4 | FICOM TOOL.N_PASSES | |
| short-integer | 85 JUN | 78-91 | 2 | 2-4 | FICOM [BP+4].PARM_COUNT | |
| FICOMP | FICOMP so Integer cor | | pop | Except | INCSTP FINCSTP (no c | |
| | Executio | | Operand Word | Code | | |
| Operands | Typical | Range | Transfers | Bytes | O notified Coding Example | |
| word-integer short-integer | 82 87 30 J | 74-88 80-93 | 1 2 | 2-4 2-4 | FICOMP [BP].LIMIT [SI] FICOMP N_SAMPLES | |

| FIDIV 9.U. | FIDIV sour Integer div | ce ide | | Except | ions: I, D, Z, O, U, P | | |
|-------------------------------|----------------------------|---------------------------|---------------------------|------------|--|--|--|
| | Execution Clocks | | Operand Word | Code | Execution (| | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| word-integer short-integer | 230 236 | 224-238 230-243 | 1 2 | 2-4 2-4 | FIDIV SURVEY.OBSERVATIONS FIDIV RELATIVE_ANGLE [DI] | | |
| FIDIVR | | urce ide reverse | d | | ions: I, D, Z, O, U, P | | |
| | Executio | n Clocks | Operand Word | Code | Execution C | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| word-integer short-integer | 230 237 | 225-239 231-245 | 1 2 | 2-4 2-4 | FIDIVR [BP].X_COORD FIDIVR FREQUENCY | | |
| FILD | FILD source Integer loa | Exception e d | | Except | PIADD source integer add ions: I | | |
| slamax3 pr | Execution Clocks | | Operand Word | Code | Operands | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| word-integer 100 | 2000 | 46-54 | 1 | 2-4 | FILD [BX].SEQUENCE | | |
| short-integer long-integer | 56 64 | 52-60 60-68 | 2 4 | 2-4 2-4 | FILD STANDOFF [DI] FILD RESPONSE.COUNT | | |
| FIMUL | FIMUL sou Integer mu | | | Except | sqmoo regerni sions: I, D, O, P | | |
| ng Example | Executio | n Clocks | Uperand word Transfers | Code | Operands Typical I | | |
| Operands | Typical | Range | Operand Word Transfers | Bytes | Coding Example | | |
| word-integer short-integer | 130 136 | 124-138 130-144 | 1 2 | 2-4 2-4 | FIMUL BEARING FIMUL POSITION.Z_AXIS | | |
| FINCSTP | | no operand stack point | 15) | | samos repetalicions: None | | |
| ig Example | Executio | n Clocks | Operand Word | Code | Operands | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| (no operands) | 8 N 9 MOS | 6-12 | 0 | 29-0 | FINCSTP nepetal-storie | | |



| FINIT/FNINIT | FINIT/FNII Initialize pr | | erands) | Except | ions: None | | |
|---|---|---|---------------------------------|------------------------------------|---|--|--|
| | Execution Clocks | | Operand Word | Code | Execution C | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| (no operands) | (0) ⁵ a c | 2-8 | 0 | 2 | FINIT OS (i)TE | | |
| APERATURE TRIP | ria i desti | | 5 | Except | lons: I, P ² AB AB AB AB AB AB AB AB AB A | | |
| | Executio | n Clocks | Operand Word | Code | FLDCW FLDCW source | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| word-integer short-integer | 86 88 | 80-90 82-92 | Operant Word Transfore | 2-4 2-4 | FIST OBS.COUNT[SI] FIST [BP;].FACTORED_PULSES | | |
| FISTPUROW_JORT | | tination re and pop | r | Except | ions: I, P | | |
| | Execution Clocks | | Operand Word | Code | LIDENY FLDENY sour Load environ | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| | | Code | Coerand Word | | | | |
| short-integer | 88 90 100 | 82-92 84-94 94-105 | 2 4 | 2-4 2-4 2-4 | FISTP [BX].ALPHA_COUNT [SI] FISTP CORRECTED_TIME FISTP PANEL.N_READINGS | | |
| short-integer | 90 | 84-94 94-105 | Tranffers 2 | 2-4 2-4 | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS | | |
| short-integer long-integer | 90 100 FISUB sou | 84-94 94-105 rce otract | 2 4 | 2-4 2-4 Except | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS | | |
| short-integer long-integer | 90 100 FISUB sou Integer sub | 84-94 94-105 rce otract | Tranffers 2 | 2-4 2-4 | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS | | |
| FISUB Operands elgmax 3 g | 90 100 FISUB sou Integer sub | 84-94 94-105 rce otract | Operand Word | 2-4 2-4 Except | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS ions: I, D, O, P Coding Example FISUB BASE_FREQUENCY | | |
| short-integer long-integer FISUB Operands elgmax3 p word-integer short-integer | 90 100 FISUB sou Integer sub Executio Typical | 84-94 94-105 rce otract n Clocks Range 102-137 108-143 | Operand Word Transfers | Except Code Bytes 2-4 2-4 | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS ions: I, D, O, P Coding Example FISUB BASE_FREQUENCY FISUB TRAIN_SIZE [DI] | | |
| Operands Operands word-integer short-integer | FISUB sou Integer sub Executio Typical | 84-94 94-105 rce otract n Clocks Range 102-137 108-143 urce otract rever | Operand Word Transfers 1 2 sed | Except Code Bytes 2-4 2-4 Except | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS ions: I, D, O, P Coding Example FISUB BASE_FREQUENCY FISUB TRAIN_SIZE [DI] ions: I, D, O, P | | |
| short-integer long-integer FISUB Operands elgmax3 p word-integer short-integer | 90 100 FISUB sou Integer sub Executio Typical 120 125 FISUBR so Integer sub Executio | 84-94 94-105 rce otract n Clocks Range 102-137 108-143 urce otract rever | Operand Word Transfers | Except Code Bytes 2-4 2-4 | FISTP CORRECTED_TIME FISTP PANEL.N_READINGS ions: I, D, O, P Coding Example FISUB BASE_FREQUENCY FISUB TRAIN_SIZE [DI] | | |



أالزوا

| FLD | FLD source Load real | Exception | | | FINIT/FMINT (no op | | |
|--|---------------------------------------|-----------------|---------------------------|----------------|--|--|--|
| Operands | Execution Clocks | | Operand Word | exicot Code | Coding Example | | |
| Operands | Typical | Range | Transfers | Bytes | lasiqyi | | |
| ST(i) short-real | 20 43 | 17-22 38-56 | 0 2 | 2 2-4 | FLD ST(0) (ebnstage on) FLD READING [SI].PRESSURE | | |
| long-real temp-real | 46 57 | 40-60 53-65 | 4 5 | 2-4 2-4 | FLD [BP] TEMPERATURE FLD SAVEREADING | | |
| FLDCW elgmex3 gr | FLDCW so Load contr | urce ol word | Operand Word Transfers | Except | O nothinex3 ions: None abasseq0 | | |
| LINE TO SERVICE STATE OF THE S | Executio | n Clocks | Operand Word | Code | as venetri-brow | | |
| Operands OTO | Typical | Range | Transfers | Bytes | Coding Example | | |
| 2-bytes | 10 | 7-14 | 1 | 2-4 | FLDCW CONTROL_WORD | | |
| FLDENV | FLDENV so Load envir | | Operand Word | Except | ions: None | | |
| | Execution Clocks | | Operand Word | Code | Typical | | |
| Operands EMIT_CETOE | Typical | Range | Transfers | Bytes | 8 Coding Example and both 3 00 repetition | | |
| 14-bytes | 40 | 35-45 | 7 | 2-4 | FLDENV [BP + 6] | | |
| FLDLG2 | FLDLG2 (n Load log ₁₀ | | 5) | Except | | | |
| o Frameia | Execution | n Clocks | Operand Word | ocks | Operands Cycondign Cy | | |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | Coding Example | | |
| (no operands) | MAR ₂₁ SU | 18-24 | 0 | 821-8 | FLDLG2 | | |
| FLDLN2 | FLDLN2 (no Load log _e 2 | | be | | ISUBR Source Integer I :anol | | |
| g Example | Execution | n Clocks | Operand Word | Code | Operands Coerands | | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | | |
| (no operands) 304 | JA 20 | 17-23 | 0 | 121-8 | FLDLN2 1 nepetni-tron | | |



"latri

| FLDL2E 9,1 | FLDL2E (n Load log ₂ e | | ation, source (a | | FMUL //sourd | FMUL |
|------------------------|--------------------------------------|------------|--|---------------|------------------------------------|---|
| olgmex3 ga Operands | Executio | n Clocks | Operand Word Transfers | Code Bytes | isolesi Krolesi | Оретализ |
| | Typical | Range | | | Te Cod | ing Example |
| (no operands) | 18 JUN | 15-21 | 0 | 2 0 | FLDL2E | /ST(I),ST/ST,ST(I) short-real |
| FLDL2T | FLDL2T (n Load log ₂ 1 | o operand: | | Except | | ong-real - |
| 31 | Execution | n Clocks | | | Multiply real | 78 20 20 20 20 |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | neiluoei Cod | ing Example |
| (no operands) | 19 | 16-22 | 0 | 2 | FLDL2T | T78./hT |
| | WILP ST(1) | 2 1 | Ö | 34-148 | 142 | 18,011 |
| FLDPI | FLDPI (no Load π | operands) | | Except | ions: I | NOP |
| | Execution Clocks | | Operand Word | Code | Execution (| |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | |
| (no operands) | 19 90 | 16-22 | 0 | (2-0) | FLDPI | no operands) |
| FLDZ | FLDZ (no c | | (| | PRATAN (no c | РАТАН |
| rg Example | Executio | n Clocks | Operand Word | locks | Cxecution C | Operands |
| Operands | Typical | Range | Operand Word Transfers | Code Bytes | lasi Cod | ing Example |
| (no operands) | 14 | 11-17 | 0 | 2 | FLDZ | 100000000000000000000000000000000000000 |
| FLD1 | FLD1 (no c Load +1.0 | | T _{k-10} | Except | Partial remain ions: I Execution C | 3830023 |
| g Example | | n Clocks | Operand Word | Code | Typical | Cpm ands |
| Operands | Typical | Range | Transfers | Bytes | Codi | ing Example |
| | | | Annual Control of the | | | |

| FMUL | FMUL //so Multiply rea | | ation,source | Except | lons: 1, D, O, U, P 39JOJF | |
|------------------------|---------------------------|-----------------------------|----------------|--------|------------------------------------|--|
| Operands | Execution Clocks | | Operand Word | Code | noitugar8 | |
| | Typical | Range | Transfers O | Bytes | nothbook Coding Example spinsted C | |
| //ST(i),ST/ST,ST(i)1 | 97 | 90-105 | 0 | 2 | FMUL ST,ST(3) | |
| //ST(i),ST/ST,ST(i) | 138 | 130-145 | 0 | 2 | FMUL ST,ST(3) | |
| short-real | 118 | 110-125 | 2 | 2-4 | FMUL SPEED_FACTOR | |
| long-real ¹ | 120 | 112-126 | 4 | 2-4 | FMUL [BP].HEIGHT | |
| long-real | 161 | 154-168 | 4 | 2-4 | FMUL [BP].HEIGHT | |
| FMULP | | stination, so al and pop | ource | | Orgool beoutions: I, D, O, U, P | |
| ng Example | Executio | n Clocks | Operand Word | Code | Operands | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | |
| ST(i),ST ¹ | 100 | 94-108 | 0 | 2 | FMULP ST(1),ST | |
| ST(i),ST | 142 | 134-148 | 0 | 2 | FMULP ST(1),ST | |
| FNOP | FNOP (no o | | | | tions: None | |
| Operands | Execution Clocks | | Operand Word | Code | Isola Coding Example | |
| | Typical | Range | Transfers | Bytes | 1900(1 | |
| (no operands) | 13190. | 10-16 | 0 | 2-31 | e operands) 19 qon7 | |
| FPATAN | FPATAN (n Partial arct | o operand | s) | Except | ions: U, P (operands not checked | |
| | Execution Clocks | | Operand Word | Code | Execution Cl | |
| Operands elgmex3 pr | Typical | Range | bi Transfers O | Bytes | Coding Example | |
| (no operands) | 650 | 250-800 | 0 | 2 | FPATAN | |
| FPREM | FPREM (no Partial rem | o operands) ainder | 0 | | ions: I, D, U | |
| | Executio | n Clocks | Operand Word | Code | Load +1.0 | |
| Operands | Typical | Range | Transfers | Bytes | Coding Example | |
| (no operands) | 125 | 15-190 | Tranofers | 2 | FPREM _{GVT} spasseqU | |

Occurs when one or both operands is "short"—it has 40 trailing zeros in its fraction (e.g., it was loaded from a short-real memory operand.



| | (100.000) | | | | |
|------------------|---------------------------|------------|---------------------------|----------|--|
| FPTAN | FPTAN (no Partial tang | | 30.51-35-30-30-46 | Except | ions: I, P (operands not checked) |
| | Execution | n Clocks | Operand Word | Code | |
| Operands 3 91 | Typical | Range | Transfers | Bytes | Coding Example qO |
| (no operands) | 450 | 30-540 | 0 | 82-28 | regards) Granda |
| FRNDINT | FRNDINT (r Round to ir | | (a) | | SETPM FSETPM (no c |
| Operands | Execution Clocks | | Operand Word | Code | Cuerands Execution |
| Operands | Typical | Range | Transfers | Bytes | leoig Coding Example |
| (no operands) | 45 45 | 16-50 | 0 | 8-S 2 | randint (abrianda) |
| FRSTOR | FRSTOR so Restore sa | | | | tions: None |
| ng Example | Execution Clocks | | Operand Word | Code | Operands Execution (|
| Operands | Typical | Range | Operand Word Transfers | Bytes | Isola Coding Example |
| 94-bytes | 17108 | 2 | 47 | 2-4 | FRSTOR [BP] |
| FSAVE/FNSAVE | FSAVE/FN Save state | SAVE dest | ination | | deniteeb T24 (see and 2 ions: None |
| ng Example | Execution | n Clocks | Operand Word | Code | Operands |
| Operands | Typical | Range | Transfers | Bytes | Coding Example |
| 94-bytes OMIGASE | ST CORRE | 3-S 3-S | 47 | 2-4 | FSAVE [BP] |

²The 80287 execution clock count for this instruction is not meaningful in determining overall instruction execution time. For typical frequency ratios of the 80286 and 80287 clocks, 80287 execution occurs in parallel with the operand transfers, with the operand transfers determining the overall execution time of the instruction. For 80286:80287 clock frequency ratios of 4:8, 1:1, and 8:5, the overall execution clock count for this instruction is estimated at 490, 302, and 227 80287 clocks, respectively.

³The 80287 execution clock count for this instruction is not meaningful in determining overall instruction execution time. For typical frequency rations of the 80286 and 80287 clocks, 80287 execution occurs in parallel with the operand transfers, with the operand transfers determining the overall execution time of the instruction. For 80286:80287 clock frequency ratios of 4:8, 1:1, and 8:5, the overall execution clock count for this instruction is estimated at 376, 233, and 174 80287 clocks, respectively.



| FSCALE TO REPORT | FSCALE (n Scale | o operands | 5) | Except | ions: I, O, U | |
|---|-------------------------|--------------------------|-----------------|-----------------|-------------------------------------|---|
| Operando | Executio | n Clocks | Operand Word | Code | Execution | ng Example |
| Operands a gar | Typical | Range | Transfers | Bytes | Typical | ng Example |
| (no operands) | 35 _{ATC} | 32-38 | 0 | 0.23-08 | FSCALE | o operands) |
| FSETPM | FSETPM (r Set protec | no operand ted mode | s) (a) | -voob. | ions: None | RNDINT |
| | Executio | n Clocks | Operand Word | Code | Execution | |
| Operands | Typical | Range | Transfers | Bytes | Codi | ng Example |
| (no operands) | RNDINT | 2-8 | 0 | 2 08-81 | FSETPM | o operands) |
| FSQRT | FSQRT (no | operands) | | 10010 | ions: I, D, P | яотея |
| Operands eligibas B gri | Execution Clocks | | Operand Word | Code | Execution | |
| | Typical | Range | Transfers | Bytes | Coding Example | |
| (no operands) | 183 | 180-186 | 0 | 2 | FSQRT | paiwi |
| FST | FST destin | ation | Ination | Except | ions: I, O, U, F | SAVE/FNSAVE |
| | Execution Clocks | | Operand Word | Code | | |
| Operands | Typical | Range | Transfers | Bytes | nollupe Codi | ng Example sbnsreq0 |
| ST(i) short-real long-real | 18 87 100 | 15-22 84-90 96-104 | 0 2 4 | 2 2-4 2-4 | FST ST(3) FST CORRE FST MEAN_ | LATION [DI] |
| FSTCW/ FNSTCW | FSTCW de Store cont | stination rol word | | | ions: None | na 80287 execution social name. For rallel with the ope |
| y- | Executio | n Clocks | Operand Word | Code | | sunt for this instruc |
| Oltou Operands, o poi e ausso nodusexe V | Typical | Range | Transfers | Bytes | | ng Example 208 e |
| 2-bytes | 15 | 12-18 | uency retios of | 2-4 | FOTOM CAN | E_CONTROL |



| | Table 2-1 | 4. Instruc | ction Set Refer | ence Da | ata (Cont d.) |
|---|---------------------------|-----------------------------------|---------------------------|------------------------|--|
| FSTENV/ FNSTENV | FSTENV de Store envir | | urce | Except | ions: None |
| | Execution Clocks | | Operand Word | Code | Execution C |
| Operands 3 gr | Typical | Range | Transfers | Bytes | Coding Example 40 |
| 14-bytes T2. | S)Ta45 au | 40-50 | 7 | 2-4 | FSTENV [BP] TS.(I)T |
| FSTP | FSTP desti Store real | ination and pop | nation, source | Except | ions: I, O, U, P |
| | Executio | n Clocks | Operand Word | Code | Execution C |
| Operands | Typical | Range | Transfers | Bytes | Coding Example |
| ST(i) short-real long-real temp-real | 20 89 102 55 | 17-24 86-92 98-106 52-58 | 0 2 4 5 | 2 2-4 2-4 2-4 | FSTP ST(2) FSTP [BX].ADJUSTED_RPM FSTP TOTAL_DOSAGE FSTP REG_SAVE [SI] |
| FSTSW/ FNSTSW | FSTSW de | | | | SUBRP FSUBRP desti |
| elemen 2 na | Execution | n Clocks | Operand Word Transfers | locks eboO | |
| Operands | Typical | Range | | Bytes | Coding Example |
| 2-bytes T2,(1 | TS GRAVE | 12-18 | ٩ | 2-4 | FSTSW SAVE_STATUS T8.007 |
| FSTSW AX/ FNSTSWAX | FSTSW AX Store statu | is word to | AX 0.0+ | | TST FTST (no open |
| | Execution | n Clocks | Operand Word | Code Bytes | |
| Operands | Typical | Range | Transfers | | Coding Example 10 |
| AX | 181 | 10-16 | 1 | 2-88 | FSTSW AX (sbranequ or |
| FSUB _{(nottourteni U} s | FSUB //sou Subtract re | urce/destin | nation, source | Except | ions: I, D, O, U, P |
| | Execution | n Clocks | Operand Word | Code | Execution C |
| Operands 3 gr | Typical | Range | Transfers | Bytes | Coding Example go |
| //ST,ST(i)/ST(i),ST short-real | 85 IAV 105 | 70-100 90-120 | 0 2 | 2-4 | FSUB ST,ST(2) (sbns/sqc or FSUB BASE_VALUE |
| long-real | o notito | 95-125 | ne betote 80287 | 2-4a | FSUB COORDINATE.X |

| FSUBP | FSUBP des Subtract re | the state of the state of the state of the | | Except | ions: I, D, O, U, P | PSTENY |
|--|--------------------------|--|-----------------|-----------------|--|-----------------------|
| | Execution Clocks | | Operand Word | Code | Execution C | |
| Operands X3 ga | Typical | Range | Transfers | Bytes | Coding Ex | ample 0 |
| ST(i),ST | 90/9T | 75-105 | 0 | (2)-01 | FSUBP ST(2),ST | 14-bytes |
| FSUBR | FSUBR //s | | ination, source | Except | ions: I, D, O, U, P | 9TS- |
| | Executio | n Clocks | Operand Word | Code | Execution C | |
| Operands | Typical | Range | Transfers | Bytes | Coding Ex | ample |
| //ST,ST(i)/ST(i),ST short-real long-real | 87 105 110 | 70-100 90-120 95-125 | 0 2 4 | 2 2-4 2-4 | FSUBR ST,ST(1) FSUBR VECTOR(S FSUBR [BX].INDEX | |
| FSUBRP | FSUBRP de Subtract re | | | | ions: I, D, O, U, P | FSTSW/ |
| | Executio | n Clocks | Operand Word | Code | D notinged Execution C | |
| Operands an | Typical | Range | Transfers | Bytes | Coding Ex | ample |
| ST(i),ST _{SUTATA} | VAS 90 VETE | 75-105 | 0 | 2-51 | FSUBRP ST(1),ST | seryd-9 |
| FTST | FTST (no c | | t +0.0 | Except | ions: I, D | FSTSW AX/ FNSTSWAX |
| | Execution Clocks | | Operand Word | Code | Execution C | |
| Operandsx3 gn | Typical | Range | Transfers | Bytes | Coding Ex | ample |
| (no operands) | XA42V2T3 | 38-48 | 0 | (2-01 | FTST | XA |
| FWAIT | FWAIT (no | | | Except | ions: None (CPU ins | truction) |
| 0 | Executio | n Clocks | Operand Word | Code | Execution (| |
| Operands 🛅 🤌 | Typical | Range | Transfers | Bytes | Coding Ex | ample (0 |
| | | | T | | | |

 $^{^4}$ n = number of times CPU examines $\overline{\text{BUSY}}$ line before 80287 completes execution of previous instruction.



| FXAM (balcano fon abria) | FXAM (no Examine s | operands) stack top | | Except | ions: None |
|---------------------------------|-------------------------------------|---------------------------|--------------------------------------|--------------------|---|
| od Evamala | | on Clocks | Operand Word | Code | Execution Consends |
| Operands | Typical | Range | Transfers | Bytes | Coding Example |
| (no operands) | 17 | 12-23 | 0 | 2 | FXAM (Special Control |
| FXCH | FXCH //de Exchange | estination registers | | Except | I :enoi |
| of the 80286 CPL | HINESTOLY OF | on Clocks | Operand Word | Code | s described previously, the 8028 |
| Operands Val | Typical | Range | Transfers | Bytes | his sectelqmax3 gnibo3 w progratoric with the 80287. |
| //ST(i) sand to gain | 12 | 10-15 | to givoprogram | 2 | he level of detail in (2)T2 HOX7 |
| FXTRACT | | (no operand ponent and | ds) significant | | ese facilities. For a complete lis stems, readers should consult Interest :enol |
| chat automatical y | Execution Clocks | | Operand Word | Code | igh-Level Languages |
| | Typical | Range | Transfers & | Bytes | progression by the compiler A v |
| (no operands) | 50 | 27-55 | iate. These lang | 2 | FXTRACT |
| FYL2X | FYL2X (no Y • Log ₂ X | operands) | | Except | ions: P (operands not checked) |
| us to take advantag | Execution Clocks | | Operand Word | Code | ich of these high-level languages |
| Operands | Typical | Range | Transfers | Bytes | The 80.28 Coding Example of the 80.28 When programmer |
| (no operands) | 950 | 900-1100 | an also make us ibrary, describe | 2 2 1 110000 | rogrammers in PL/M-286 X2JY3 |
| FYL2XP1 Anoistes .jes noi | FYL2XP1 Y • log ₂ (X | (no operand + 1) | handlers, AS (at an that provided | Except | ions: P (operands not checked) |
| | Execution | on Clocks | Operand Word | Code | L/M-286 |
| Operands ric capabilities, T | Typical | Range | Transfers | Bytes | elqmexs in PL/M-286 can a |
| (no operands) | 850 | 700-1000 | 3.38*10", with | o) ebno ≥ 2()8 | L/IVI-280 MEAL SAID CORESTORING OF SAID CORES |



| F2XM1 | F2XM1 (no 2×-1 | operands) | | Except | ions: U, P (operands not checked) |
|--|-----------------------|-----------|--------------|--------|-----------------------------------|
| THE STREET STREET, STR | Execution | n Clocks | Operand Word | Code | Execution (|
| Operands | Typical | Range | Transfers | Bytes | Coding Example |
| (no operands) | 500 | 310-630 | 0 | 2 | F2XM1 |

PROGRAMMING FACILITIES

As described previously, the 80287 NPX is programmed simply as an extension of the 80286 CPU. This section describes how programmers in ASM286 and in a variety of higher-level languages can work with the 80287.

The level of detail in this section is intended to give programmers a basic understanding of the software tools that can be used with the 80287, but this information does not document the full capabilities of these facilities. For a complete list of documentation on all the languages available for iAPX 286 systems, readers should consult Intel's *Literature Guide*.

High-Level Languages

For programmers using high-level languages, the programming and operation of the NPX is handled automatically by the compiler. A variety of Intel high-level languages are available that automatically make use of the 80287 NPX when appropriate. These languages include

PL/M-286 FORTRAN-286 PASCAL-286 P

Each of these high-level languages has special numeric libraries allowing programs to take advantage of the capabilities of the 80287 NPX. No special programming conventions are necessary to make use of the 80287 NPX when programming numeric applications in any of these languages.

Programmers in PL/M-286 and ASM286 can also make use of many of these library routines by using routines contained in the 80287 Support Library, described in the 80287 Support Library Reference Manual, Order Number 122129. These library routines provide many of the functions provided by higher-level languages, including exception handlers, ASCII-to-floating-point conversions, and a more complete set of transcendental functions than that provided by the 80287 instruction set.

PL/M-286

Programmers in PL/M-286 can access a very useful subset of the 80287's numeric capabilities. The PL/M-286 REAL data type corresponds to the NPX's short real (32-bit) format. This data type provides a range of about $8.43*10^{-37} \le ABS(X) \le 3.38*10^{38}$, with about seven significant decimal digits. This representation is adequate for the data manipulated by many microcomputer applications.



result is performed.

The utility of the REAL data type is extended by the PL/M-286 compiler's practice of holding intermediate results in the 80287's temporary real format. This means that the full range and precision of the processor are utilized for intermediate results. Underflow, overflow, and rounding errors are most likely to occur during intermediate computations rather than during calculation of an expression's final

The compiler generates 80287 code to evaluate expressions that contain REAL data types, whether variables or constants or both. This means that addition, subtraction, multiplication, division, comparison, and assignment of REALs will be performed by the NPX. INTEGER expressions, on the other hand, are evaluated on the CPU.

result. Holding intermediate results in temporary real format greatly reduces the likelihood of overflow and underflow and eliminates roundoff as a serious source of error until the final assignment of the

Five built-in procedures (table 2-15) give the PL/M-286 programmer access to 80287 functions manipulated by the processor control instructions. Prior to any arithmetic operations, a typical PL/M-286 program will set up the NPX after power up using the INIT\$REAL\$MATH\$UNIT procedure and then issue SET\$REAL\$MODE to configure the NPX. SET\$REAL\$MODE loads the 80287 control word, and its 16-bit parameter has the format shown in figure 1-5. The recommended value of this parameter is 033EH (projective closure, round to nearest, 64-bit precision, all exceptions masked except invalid operation). Other settings may be used at the programmer's discretion.

If any exceptions are unmasked, an exception handler must be provided in the form of an interrupt procedure that is designated to be invoked by CPU interrupt pointer (vector) number 16. The exception handler can use the GET\$REAL\$ERROR procedure to obtain the low-order byte of the 80287 status word and to then clear the exception flags. The byte returned by GET\$REAL\$ERROR contains the exception flags; these can be examined to determine the source of the exception.

The SAVE\$REAL\$STATUS and RESTORE\$REAL\$STATUS procedures are provided for multitasking environments where a running task that uses the 80287 may be preempted by another task that also uses the 80287. It is the responsibility of the preempting task to issue SAVE\$REAL\$STATUS before it executes any statements that affect the 80287; these include the INIT\$REAL\$MATH\$UNIT and SET\$REAL\$MODE procedures as well as arithmetic expressions. SAVE\$REAL\$STATUS saves the 80287 state (registers, status, and control words, etc.) on the CPU's stack. RESTORE\$REAL\$STATUS reloads the state information; the preempting task must invoke this procedure before terminating in order to restore the 80287 to its state at the time the running task was preempted. This enables the preempted task to resume execution from the point of its preemption.

analanuo nagalini yilaniid la Table 2-15. PL/M-286 Built-In Procedures 808 not soulav Isitini od T

| to have Procedure a like tale | 80287 Instruction | alues are nornolitaised as decimal |
|-------------------------------|---|---|
| INIT\$REAL\$MATH\$UNIT(1) | ientific notation, or as hexa le special values a TINIAs in 1 | Initialize processor. |
| SET\$REAL\$MODE | FLDCW 287 Storage Allocation (2) | Set exception masks, rounding precision, and infinity controls. |
| GET\$REAL\$ERROR(2) | FNSTSW & FNCLEX | Store, then clear, exception flags. |
| SAVE\$REAL\$STATUS | FNSAVE | Save processor state. |
| RESTORE\$REAL\$STATUS | FRSTOR | Restore processor state. |

⁽¹⁾ Also initializes interrupt pointers for emulation.

⁽²⁾ Returns low-order byte of status word.

The ASM286 assembly language provides programmmers with complete access to all of the facilities of the 80286 and 80287 processors.

The programmer's view of the iAPX 286/20 hardware is a single machine with these resources:

- 160 instructions
- variables or constants or both. This means that addition, subtraction, multiplication, respectively.
- ison, and assignment of REALs will be performed by the NPX, INTEGER expertaiger laraneg 8 et.
- · 4 segment registers
- Five built-in procedures (table 2-15) give the PLAM stack as a basinger an inique things of the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the PLAM stack as a basinger and the built-in procedures (table 2-15) give the plant stack as a basinger and the built-in procedures (table 2-15) give the plant stack as a basinger and the built-in procedures (table 2-15) give the buil

DEFINING DATA

The ASM286 directives shown in table 2-16 allocate storage for 80287 variables and constants. As with other storage allocation directives, the assembler associates a type with any variable defined with these directives. The type value is equal to the length of the storage unit in bytes (10 for DT, 8 for DQ, etc.). The assembler checks the type of any variable coded in an instruction to be certain that it is compatible with the instruction. For example, the coding FIADD ALPHA will be flagged as an error if ALPHA's type is not 2 or 4, because integer addition is only available for word and short integer data types. The operand's type also tells the assembler which machine instruction to produce; although to the programmer there is only an FIADD instruction, a different machine instruction is required for each operand type.

On occasion it is desirable to use an instruction with an operand that has no declared type. For example, if register BX points to a short integer variable, a programmer may want to code FIADD [BX]. This can be done by informing the assembler of the operand's type in the instruction, coding FIADD DWORD PTR [BX]. The corresponding overrides for the other storage allocations are WORD PTR, QWORD PTR, and TBYTE PTR.

The assembler does not, however, check the types of operands used in processor control instructions. Coding FRSTOR [BP] implies that the programmer has set up register BP to point to the stack location where the processor's 94-byte state record has been previously saved.

The initial values for 80287 constants may be coded in several different ways. Binary integer constants may be specified as bit strings, decimal integers, octal integers, or hexadecimal strings. Packed decimal values are normally written as decimal integers, although the assembler will accept and convert other representations of integers. Real values may be written as ordinary decimal real numbers (decimal point required), as decimal numbers in scientific notation, or as hexadecimal strings. Using hexadecimal strings is primarily intended for defining special values such as infinities, NaNs, and nonnormalized

Table 2-16. 80287 Storage Allocation Directives

| Directive | Interpretation W | Data Types A A A A A A A A A A A A A A A A A A A |
|---------------|-------------------|--|
| DW Latera hod | Define Word | Word integer |
| DD 1613 10889 | Define Doubleword | Short integer, short real |
| DQ | Define Quadword | Long integer, long real |
| DT | Define Tenbyte | Packed decimal, temporary real |



numbers. Most programmers will find that ordinary decimal and scientific decimal provide the simplest way to initialize 80287 constants. Figure 2-3 compares several ways of setting the various 80287 data types to the same initial value.

Note that preceding 80287 variables and constants with the ASM286 EVEN directive ensures that the operands will be word-aligned in memory. This will produce the best system performance. All 80287 data types occupy integral numbers of words so that no storage is "wasted" if blocks of variables are defined together and preceded by a single EVEN declarative.

RECORDS AND STRUCTURES

The ASM286 RECORD and STRUC (structure) declaratives can be very useful in NPX programming. The record facility can be used to define the bit fields of the control, status, and tag words. Figure 2-4 shows one definition of the status word and how it might be used in a routine that polls the 80287 until it has completed an instruction.

Because STRUCtures allow different but related data types to be grouped together, they often provide a natural way to represent "real world" data organizations. The fact that the structure template may be "moved" about in memory adds to its flexibility. Figure 2-5 shows a simple structure that might be used to represent data consisting of a series of test score samples. A structure could also be used to define the organization of the information stored and loaded by the FSTENV and FLDENV instructions.

ADDRESSING MODES moltinited GROOSE brow suitels . A-S erupi?

80287 memory data can be accessed with any of the CPU's five memory addressing modes. This means that 80287 data types can be incorporated in data aggregates ranging from simple to complex according to the needs of the application. The addressing modes, and the ASM286 notation used to specify them in instructions, make the accessing of structures, arrays, arrays of structures, and other organizations direct and straightforward. Table 2-17 gives several examples of 80287 instructions coded with operands that illustrate different addressing modes.

```
THE FOLLOWING ALL ALLOCATE THE CONSTANT: -126
; NOTE TWO'S COMPLETE STORAGE OF NEGATIVE BINARY INTEGERS.
                    notifited entrante ; SFORCE WORD ALIGNMENT
; EVEN
              DW 111111111000010B; BIT STRING
WORD_INTEGER
SHORT_INTEGER DD OFFFFFF82H; HEX STRING MUST START
                     ; WITH DIGIT
LONG_INTEGER DQ 126
                                  ; ORDINARY DECIMAL
                                  ; NOTE PRESENCE OF '.'
SHORT_REAL DD -126.0
LONG_REAL
              DD -1.26E2 ; "SCIENTIFIC"
                                  ; ORDINARY DECIMAL INTEGER
PACKED_DECIMAL DT
                  -126
; IN THE FOLLOWING, SIGN AND EXPONENT IS 'COOS'; SIGNIFICAND IS '7EOO...OO', 'R' INFORMS ASSEMBLER THAT
  THE STRING REPRESENTS A REAL DATA TYPE.
TEMPEREAL DO IS DEDITED OCCUSTED ON OUR OCCUSTOR OF THE X STRING BUST
```

Figure 2-3. Sample 80287 Constants



```
RESERVE SPACE FOR STATUS WORD
vote that preceding 80287 variables and constants with 201317 080W SUTATE TUD YAL ;
STATUS RECORD
  ata types occupy integral numbers of words so that no store is "wasted": Y2UB ables efined together and preceded by a single EVEN declarative.
       STACK TOP:
       COND_CODE2:
       COND_CODE1:
       COND_CODEO:
       INT_REQ:
he ASM286 RECORD and STRUC (structure) declarative can be very u: GAVASCARPORES
ning. The record facility can be used to define the bit field of the control. as: DAST_As word
igure 2-4 shows one definition of the status word and how it might be used in a re 3 Au 7 au polls ta
       D_FLAG:
       Z_FLAG:
ecause STRUCtures allow different but related data types to be grouped together; DAN 4 fidn provis
natural way to represent "real world" data organizations. The fact that the structo Auf mplate ma
; POLL STATUS WORD UNTIL 80287 IS NOT BUSY box yoman in tood "boyon" ;
sed to represent data consisting of a series of test score CROWESUTATE LUNGTENTS be: 1409
efine the organization of the information would ask and, DRDW_SUTATEEND FLISTY instructions
           JNZ
                       POLL
```

Figure 2-4. Status Word RECORD Definition

```
SAMPLE STRUC

N_OBS DD ?; SHORT INTEGER

MEAN DQ ?; LONG REAL

MODE DW ?; WORD INTEGER

STD_DEV DQ ?; LONG REAL

; ARRAY OF OBSERVATIONS -- WORD INTEGER

TEST_SCORES DW 1000 DUP (?)

SAMPLE ENDS
```

Figure 2-5. Structure Definition

Table 2-17. Addressing Mode Examples

| | Coding Y 9 A M 1 Q 9 Q | Interpretation 30 3TM 1 20 A |
|----------|-------------------------|---|
| FIADD | ALPHA M3198M | ALPHA is a simple scalar (mode is direct). |
| FDIVR | ALPHA.BETA | BETA is a field in a structure that is "overlaid" on ALPHA (mode is direct). |
| FMUL | QWORD PTR [BX] | BX contains the address of a long real variable (mode is register indirect). |
| FSUB 0 A | 19" ALPHA [SI] 90000000 | ALPHA is an array and SI contains the offset of an array element from the start of the array (mode is indexed). |

Table 2-17. Addressing Mode Examples (Cont'd.)

| | Coding | Interpretation 1800 assemula | | |
|------|---------------------|---|--|--|
| FILD | [BP].BETA | BP contains the address of a structure on the CPU stack and BETA is a field in the structure (mode is based). | | |
| FBLD | TBYTE PTR [BX] [DI] | BX contains the address of a packed decimal array and DI contains the offset of an array element (mode is based indexed). | | |

Comparative Programming Example

Figures 2-6 and 2-7 show the PL/M-286 and ASM286 code for a simple 80287 program, called ARRSUM. The program references an array (X\$ARRAY), which contains 0-100 short real values; the integer variable N\$OF\$X indicates the number of array elements the program is to consider. ARRSUM steps through X\$ARRAY accumulating three sums:

- SUM\$X, the sum of the array values
- SUM\$INDEXES, the sum of each array value times its index, where the index of the first element is 1, the second is 2, etc.
- SUM\$SQUARES, the sum of each array element squared

(A true program, of course, would go beyond these steps to store and use the results of these calculations.) The control word is set with the recommended values: projective closure, round to nearest, 64-bit precision, interrupts enabled, and all exceptions masked invalid operation. It is assumed that an exception handler has been written to field the invalid operation, if it occurs, and that it is invoked by interrupt pointer 16. Either version of the program will run on an actual or an emulated 80287 without altering the code shown.

The PL/M-286 version of ARRSUM (figure 2-6) is very straightforward and illustrates how easily the 80287 can be used in this language. After declaring variables the program calls built-in procedures to initialize the processor (or its emulator) and to load to the control word. The program clears the sum variables and then steps through X\$ARRAY with a DO-loop. The loop control takes into account PL/M-286's practice of considering the index of the first element of an array to be 0. In the computation of SUM\$INDEXES, the built-in procedure FLOAT converts I+1 from integer to real because the language does not support "mixed mode" arithmetic. One of the strengths of the NPX, of course, is that it does support arithmetic on mixed data types (because all values are converted internally to the 80-bit temporary real format).

The ASM286 version (figure 2-7) defines the external procedure INIT287, which makes the different initialization requirements of the processor and its emulator transparent to the source code. After defining the data and setting up the segment registers and stack pointer, the program calls INIT287 and loads the control word. The computation begins with the next three instructions, which clear three registers by loading (pushing) zeros onto the stack. As shown in figure 2-8, these registers remain at the bottom of the stack throughout the computation while temporary values are pushed on and popped off the stack above them.

The program uses the CPU LOOP instruction to control its iteration through X_ARRAY; register CX, which LOOP automatically decrements, is loaded with N_OF_X, the number of array elements to be summed. Register SI is used to select (index) the array elements. The program steps through X_ARRAY from back to front, so SI is initialized to point at the element just beyond the first element to be processed. The ASM286 TYPE operator is used to determine the number of bytes in each array element. This permits changing X_ARRAY to a long real array by simply changing its definition (DD to DQ) and reassembling.

```
PL/M-286 COMPILER ARRAYSUM
           SERIES-III PL/M-286 V1.0 COMPILATION OF MODULE ARRAYSUM OBJECT MODULE PLACED IN :F6:D.OBJ COMPILER INVOKED BY: PUM286 86 :F6:D. SRC XREF
           s *ased indexed).
                                                     ARRAYSUM MOD
                                          arrau$sum: do:
                                         declare (sum$x,sum$indexes,sum$squares) real;
                                          declare x$array(100) real;
                                          veclare (n%of%x,1) integer; declare control$287 literally '033eh';
                                         /* Assume x$array and n$of$x are initialized */
                                          /* Prepare the 80287 of its emulator */ MUDOS YASSAZX aguordi equit MUZSS.
                                          call init$real$math$unit;
                                          call set$real$mode(control$287);
                         1
                                           /* Clear sums */
 namele 8 11 1 sum$x, sum$indexes, sum$squares = 0.0;
                                          /* Loop through array, accumulating sums */
                                          do i = 0 to n \le of \le x-1;
                                              sum$x = sum$x + x$array(i);
sum$indexes = sum$indexes +
                 10 2
                 11 2
                                                           (x$array(i) * float(i+1));
                                            sum$squares = sum$squares + (x$array(i)*x$array(i)); ow .58800 TO .ERETROTE SUM A
ts of $1e.51 calcula
                                          end;
ions.) The control word is set with the recommended values; projective closure, round to nearest
4-bit precision, interrupts enabled, and all exceptions masked invalid operation. ) is assumed that a
xception handler has been written to field the invalid operation, if it must warra been hat it is intoked by
            PL/M-286 COMPILER ARRAYSUM
                                                        CROSS-REFERENCE LISTING
                                                 he PL/M-286 version of ARRSUM (figure 2-6) is very straightforward and ill
                                             SIZE NAME, ATTRIBUTES, AND REFERENCES TOTAL SUBBURBLE WITH THE DOLL OF THE STATE OF
HUGOS OH 1 0006H C 117 GARRAYSUM T. . . . . O. O. O. O. . . PROCEDURE STACK=0002H OTHER ROOM BOOK STACK
5 CONTROL287 LITERALLY '033eh' 7
FLOAT BUILTIN 11
                                                                                               7* 9 10 11 12 13 BUILTIN 6
4 019EH 2 1. ...
                                                           INITREALMATHUNIT
be language does not support 'enixed mod RECENTIMENTO, One of the STRON IS of HOPTO PA. of course
2 000BH
                                                  4 SUMSQUARES . . . . . .
                                                                                                                                             ne 30-bit temporary real *21 m 21 *8
                                                                                                                   REAL
                         2 0000H
                                                    4 SUMX
                                                                                                                   REAL
                                            400 XARRAY
                                                                                                                   REAL ARRAY(100)
                         3 000CH
           ne data and setting up the segment registers and stack pointer, the program .: NOITAMROFAIL JAUGOM
SING CODE AREA SIZE = 0077H 119D X81 SH HIW RIESD GOIR HIGHOS ST T. DIOW FOILING SO
CONSTANT AREA SIZE = 0004H 4D
SIZE OF VARIABLE AREA SIZE = 01A0H 416D SH HIWOR ZA JOBE ON COOK (SHIRING) SRIDEOU
TO MAXIMUM STACK SIZE = 0002H 2D PROGRESS SIM NOIR NIGHT OF THE STACK SIZE = 0002H
                      33 LINES READ
                      O PROGRAM WARNINGS
                      O PROGRAM ERRORS
he program uses the CPU LOOP instruction to control its iteration through A: ynamuz ynancitation (X
thick LOOP automatically decrements, is loaded with N_OF_X, the Bullava yronam state that to be
YASIRA SKB MEMORY USED (3%) of the array elements. The process of 
            END OF PL/M-286 COMPILATION
```

Figure 2-6. Sample PL/M-286 Program






Figure 2-7. Sample ASM286 Program








Figure 2-7. Sample ASM286 Program (Cont'd.)




Figure 2-8. Instructions and Register Stack

PROGRAMMING NUMERIC APPLICATIONS



Figure 2-8 shows the effect of the instructions in the program loop on the NPX register stack. The figure assumes that the program is in its first iteration, that N_OF_X is 20, and that X_ARRAY(19) (the 20th element) contains the value 2.5. When the loop terminates, the three sums are left as the top stack elements so that the program ends by simply popping them into memory variables.

80287 Emulation

The programming of applications to execute on both iAPX 286/10 and iAPX 286/20 systems is made much easier by the existence of an 80287 emulator for iAPX 286/10 systems. The Intel E80287 emulator offers a complete software counterpart to the 80287 hardware; NPX instructions can be simply emulated in software rather than being executed in hardware. With software emulation, the distinction between iAPX 286/10 and iAPX 286/20 systems is reduced to a simple performance differential. Identical numeric programs will simply execute more slowly on iAPX 286/10 systems (using software emulation of NPX instructions) than on iAPX 286/20 systems (executing NPX instructions directly).

When incorporated into the systems software, the emulation of NPX instructions on iAPX 286/10 systems is completely transparent to the programmer. Applications software needs no special libraries, linking, or other activity to allow it to run on an iAPX 286/10 with 80287 emulation.

To the applications programmer, the development of programs for iAPX 286 systems is the same whether the 80287 NPX hardware is available or not. The full iAPX 286/20 instruction set is available for use, with NPX instructions being either emulated or executed directly. Applications programmers need not be concerned with the hardware configuration of the computer systems on which their applications will eventually run.

For systems programmers, details relating to 80287 emulators are described in a later section of this supplement. An E80287 software emulator for iAPX 286/10 systems is contained in the iMDX 364 8086 Software Toolbox, available from Intel and described in the 8086 Software Toolbox Manual.

CONCURRENT PROCESSING WITH THE 80287

Because the 80286 CPU and the 80287 NPX have separate execution units, it is possible for the NPX to execute numeric instructions in parallel with instructions executed by the CPU. This simultaneous execution of different instructions is called concurrency.

No special programming techniques are required to gain the advantages of concurrent execution; numeric instructions for the NPX are simply placed in line with the instructions for the CPU. CPU and numeric instructions are initiated in the same order as they are encountered by the CPU in its instruction stream. However, because numeric operations performed by the NPX generally require more time than operations performed by the CPU, the CPU can often execute several of its instructions before the NPX completes a numeric instruction previously initiated.

This concurrency offers obvious advantages in terms of execution performance, but concurrency also imposes several rules that must be observed in order to assure proper synchronization of the 80286 CPU and 80287 NPX.

All Intel high-level languages automatically provide for and manage concurrency in the NPX. Assembly-language programmers, however, must understand and manage some areas of concurrency in exchange for the flexibility and performance of programming in assembly language. This section is for the assembly-language programmer or well-informed high-level-language programmer.



A STATE OF THE STA

Figure 2-8 shows the effect of the instructions in the program loop on vorence and the instructions in the program loop on vorence and the instructions in the program of the contract of the

Concurrent execution of the host and 80287 is easy to establish and maintain. The activities of numeric programs can be split into two major areas: program control and arithmetic. The program control part performs activities such as deciding what functions to perform, calculating addresses of numeric operands, and loop control. The arithmetic part simply adds, subtracts, multiplies, and performs other operations on the numeric operands. The NPX and host are designed to handle these two parts separately and efficiently.

Managing concurrency is necessary because both the arithmetic and control areas must converge to a well-defined state before starting another numeric operation. A well-defined state means all previous arithmetic and control operations are complete and valid.

Normally, the host waits for the 80287 to finish the current numeric operation before starting another. This waiting is called synchronization.

Managing concurrent execution of the 80287 involves three types of synchronization:

- systems is completely transparent to the programmer. Applications sof noitasinordanys noitaurismi...!
- 2. Data synchronization to still with 80287 and an iAPX 286/10 with 80287 conditional activity to allow it to run on an iAPX 286/10 with 80287 conditional activity.
- 3. Error synchronization

For programmers in higher-level languages, all three types of synchronization are automatically provided by the appropriate compiler. For assembly-language programmers, instruction synchronization is guaranteed by the NPX interface, but data and error synchronization are the responsibility of the assembly-language programmer.

supplement. An E80287 software emulator for iAPX 286/10 systements and escribed in the similar northead northead and described in the similar northead north

Instruction synchronization is required because the 80287 can perform only one numeric operation at a time. Before any numeric operation is started, the 80287 must have completed all activity from its previous instruction.

Instruction synchronization is guaranteed for most ESC instructions because the 80286 automatically checks the BUSY status line from the 80287 before commencing execution of most ESC instructions. No explicit WAIT instructions are necessary to ensure proper instruction synchronization.

Data Synchronization for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the instructions for the NPX are simply placed in line with the NPX are simply placed in line w

Data synchronization addresses the issue of both the CPU and the NPX referencing the same memory values within a given block of code. Synchronization ensures that these two processors access the memory operands in the proper sequence, just as they would be accessed by a single processor with no concurrency. Data synchronization is not a concern when the CPU and NPX are using different memory operands during the course of one numeric instruction.

The two cases where data synchronization might be a concern are

- 1. The 80286 CPU reads or alters a memory operand first, then invokes the 80287 to load or alter the same operand. The same operand of the same operand of the same operand of the same operand.
- The 80287 is invoked to load or alter a memory operand, after which the 80286 CPU reads or alters the same location.



Due to the instruction synchronization of the NPX interface, data synchronization is automatically provided for the first case—the 80286 will always complete its operation before invoking the 80287.

For the second case, data synchronization is not always automatic. In general, there is no guarantee that the 80287 will have finished its processing and accessed the memory operand before the 80286 accesses the same location.

Figure 2-9 shows examples of the two possible cases of the CPU and NPX sharing a memory value. In the examples of the first case, the CPU will finish with the operand before the 80287 can reference it. The NPX interface guarantees this. In the examples of the second case, the CPU must wait for the 80287 to finish with the memory operand before proceeding to reuse it. The FWAIT instructions shown in these examples are required in order to ensure this data synchronization.

There are several NPX control instructions where automatic data synchronization is provided; however, the FSTSW/FNSTSW, FSTCW/FNSTCW, FLDCW, FRSTOR, and FLDENV instructions are all guaranteed to finish their execution before the CPU can read or alter the referenced memory locations.

The 80287 provides data synchronization for these instructions by making a request on the Processor Extension Data Channel before the CPU executes its next instruction. Since the NPX data transfers occur before the CPU regains control of the local bus, the CPU cannot change a memory value before the NPX has had a chance to reference it. In the case of the FSTSW AX instruction, the 80286 AX register is explicitly updated before the CPU continues execution of the next instruction.

For the numeric instructions not listed above, the assembly-language programmer must remain aware of synchronization and recognize cases requiring explicit data synchronization. Data synchronization can be provided either by programming an explicit FWAIT instruction, or by initiating a subsequent numeric instruction before accessing the operands or results of a previous instruction. After the subsequent numeric instruction has started execution, all memory references in earlier numeric instructions are complete. Reaching the next host instruction after the synchronizing numeric instruction indicates that previous numeric operands in memory are available.

The data-synchronization function of any FWAIT or numeric instruction must be well-documented, as shown in figure 2-10. Otherwise, a change to the program at a later time may remove the synchronizing numeric instruction and cause program failure.

```
Case 1: Case 2:

MOV I, 1 FILD I

FILD I FWAIT

MOV I,5

MOV AX, Insurance constant and order of the error of the case of the
```

Figure 2-9. Synchronizing References to Shared Data

```
F-ISTP I qomam ,8111 Mx113
F-ISTP I; I is updated before FMUL is executed x1749
MOV AX,I; I is now safe to use
```

Figure 2-10. Documenting Data Synchronization

0-901551 2-47 122164-001



High-level languages automatically establish data synchronization and manage it, but there may be applications where a high-level language may not be appropriate.

For assembly-language programmers, *automatic* data synchronization can be obtained using the assembler, although concurrency of execution is lost as a result. To perform automatic data synchronization, the assembler can be changed to always place a WAIT instruction after the ESCAPE instruction. Figure 2-11 shows an example of how to change the ASM286 Code Macro for the FIST instruction to automatically place a WAIT instruction after the ESCAPE instruction. This Code Macro is included in the ASM286 source module. The price paid for this automatic data synchronization is the lack of any possible concurrency between the CPU and NPX.

Error Synchronization

Almost any numeric instruction can, under the wrong circumstances, produce a numeric error. Concurrent execution of the CPU and NPX requires synchronization for these errors just as it does for data references and numeric instructions. In fact, the synchronization required for data and instructions automatically provides error synchronization.

However, incorrect data or instruction synchronization may not be discovered until a numeric error occurs. A further complication is that a programmer may not expect his numeric program to cause numeric errors, but in some systems, they may regularly happen. To better understand these points, let's look at what can happen when the NPX detects an error.

The NPX can perform one of two things when a numeric exception occurs:

- The NPX can provide a default fix-up for selected numeric errors. Programs can mask individual error types to indicate that the NPX should generate a safe, reasonable result whenever that error occurs. The default error fix-up activity is treated by the NPX as part of the instruction causing the error; no external indication of the error is given. When errors are detected, a flag is set in the numeric status register, but no information regarding where or when is available. If the NPX performs its default action for all errors, then error synchronization is never exercised. This is no reason to ignore error synchronization, however.
- As an alternative to the NPX default fix-up of numeric errors, the 80286 CPU can be notified
 whenever an exception occurs. The CPU can then implement any sort of recovery procedures desired,
 for any numeric error detectable by the NPX. When a numeric error is unmasked and the error

```
;
; This is an ASM286 code macro to redefine the FIST; instruction to prevent any concurrency; while the instruction runs. A wait; instruction is placed immediately after the; escape to ensure the store is done; before the program may continue.
;
CodeMacro FIST memop: Mw
RfixM 111B, memop
ModRM 010B, memop
RWfix
EndM
```

Figure 2-11. Nonconcurrent FIST Instruction CodeMacro

8

122164-001



occurs, the NPX stops further execution of the numeric instruction and signals this event to the CPU. On the next occurrence of an ESC or WAIT instruction, the CPU traps to a software exception handler. Some ESC instructions do not check for errors. These are the nonwaited forms FNINIT, FNSTENV, FNSAVE, FNSTSW, FNSTCW, and FNCLEX.

When the NPX signals an unmasked exception condition, it is requesting help. The fact that the error was unmasked indicates that further numeric program execution under the arithmetic and programming rules of the NPX is unreasonable.

If concurrent execution is allowed, the state of the CPU when it recognizes the exception is undefined. The CPU may have changed many of its internal registers and be executing a totally different program by the time the exception occurs. To handle this situation, the NPX has special registers updated at the start of each numeric instruction to describe the state of the numeric program when the failed instruction was attempted.

Error synchronization ensures that the NPX is in a well-defined state after an unmasked numeric error occurs. Without a well-defined state, it would be impossible for exception recovery routines to figure out why the numeric error occurred, or to recover successfully from the error.

INCORRECT ERROR SYNCHRONIZATION

An example of how some instructions written without error synchronization will work initially, but fail when moved into a new environment is shown in figure 2-12.

In figure 2-12, three instructions are shown to load an integer, calculate its square root, then increment the integer. The NPX interface and synchronous execution of the NPX emulator will allow this program to execute correctly when no errors occur on the FILD instruction.

This situation changes if the 80287 numeric register stack is extended to memory. To extend the NPX stack to memory, the invalid error is unmasked. A push to a full register or pop from an empty register will cause an invalid error. The recovery routine for the error must recognize this situation, fix up the stack, then perform the original operation.

The recovery routine will not work correctly in the first example shown in the figure. The problem is that the value of COUNT is incremented before the NPX can signal the exception to the CPU. Because COUNT is incremented before the exception handler is invoked, the recovery routine will load an incorrect value of COUNT, causing the program to fail or behave unreliably.

```
INCORRECT ERROR SYNCHRONIZATION
FILD
       COUNT
               ; NPX instruction
INC
       COUNT
               ; CPU instruction alters operand
FSQRT
                subsequent NPX instruction -- error from
       COUNT
                    previous NPX instruction detected here
                   PROPER ERROR SYNCHRONIZATION
FILD
               ; NPX instruction
FSQRT
                 subsequent NPX instruction -- error from
                    previous NPX instruction detected here
INC
       COUNT
              ; CPU instruction alters operand
```

Figure 2-12. Error Synchronization Examples

CPU. On the next occurrence of an ESC or WAIT instruction, the CPU trains to a software excet-

Error Synchronization relies on the WAIT instructions required by instruction and data synchronization and the BUSY and ERROR signals of the 80287. When an unmasked error occurs in the 80287, it asserts the ERROR signal, signalling to the CPU that a numeric error has occurred. The next time the CPU encounters an error-checking ESC or WAIT instruction, the CPU acknowledges the ERROR signal by trapping automatically to Interrupt #16, the Processor Extension Error vector. If the following ESC or WAIT instruction is properly placed, the CPU will not yet have disturbed any information vital to recovery from the error.

If concurrent execution is allowed, the state of the CPU when it recognizes the exception is undefined. The CPU may have changed many of its internal registers and be executing a totally different program by the time the exception occurs. To handle this situation, the NPX has special registers updated at the start of each numeric instruction to describe the state of the numeric program when the failed instruction was attempted.

Error synchronization ensures that the NPX is in a well-defined state after an unmasked numeric error occurs. Without a well-defined state, it would be impossible for exception recomproutines to figure out why the numeric error occurred, or to recover successfully from the error.

INCORRECT ERROR SYNCHRONIZATION

An example of how some instructions written without error synchronization will work initially, but far when moved into a new environment is shown in figure 2-12.

In figure 2-12, three instructions are shown to load an integer, calculate its square root, then increment the integer. The NPX interface and synchronous execution of the NPX emulator will allow this program to execute correctly when no errors occur on the FILD instruction.

This situation changes if the 80287 numeric register stack is extended to memor. To extend the NPX stack to memory, the invalid error is unmasked. A push to a full register or pop from an empty register will cause an invalid error. The recovery routine for the error must recognize this situation, fix up the stack, then perform the original operation.

The recovery routine will not work correctly in the first example shown in the ligure. The problem is that the value of COUNT is incremented before the NPX can signal the exception to the CPU. Because COUNT is incremented before the exception handler is invoked, the recovery routine will load an mooriect value of COUNT, causing the program to fail or behave unreliably.

| | | | | | | | | | | | | | RC | | | | | | | | | | | | | | | | |
|--|--|--|--|----|--|--|--|-----|---|---|---|-----|----|---|-----|----|------|---|----|---|---|----|---|---|--|--|---|--|--|
| | | | | | | | | | | | | 11 | | 1 | | | | | | | | | Ť | | | | | | |
| | | | | | | | | | | | | a l | | + | | | | | | | U | 1. | | | | | | | |
| | | | | 4. | | | | | 9 | | | | | | | | | | | | | | ŧ | Ţ | | | 7 | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | 173 | | | | 3 | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | 5 1 | | ĝ. | 8 | 14 | | | | | | | | | | |
| | | | | | | | | | | 1 | 1 | | | M | | of | 9 | | | E | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | - 0- | | | | | | | | | | | | |

Figure 2-12. Error Synchronization Examples

2–50 122164-001

3

System-Level Numeric Programming

CHAPTER 3 SYSTEM-LEVEL NUMERIC PROGRAMMING

System programming for iAPX 286/20 systems requires a more detailed understanding of the 80287 NPX than does application programming. Such things as emulation, initialization, exception handling, and data and error synchronization are all the responsibility of the systems programmer. These topics are covered in detail in the sections that follow.

IAPX 286/20 ARCHITECTURE

On a software level, the 80287 NPX appears as an extension of the 80286 CPU. On the hardware level, however, the mechanisms by which the 80286 and 80287 interact are a bit more complex. This section describes how the 80287 NPX and 80286 CPU interact and points out features of this interaction that are of interest to systems programmers.

Processor Extension Data Channel Badirozeb and Jordan bar acidental material and acidental material and acidental and acidental and acidental and acidental acidental

All transfers of operands between the 80287 and system memory are performed by the 80286's internal Processor Extension Data Channel. This independent, DMA-like data channel permits all operand transfers of the 80287 to come under the supervision of the 80286 memory-management and protection mechanisms. The operation of this data channel is completely transparent to software.

Because the 80286 actually performs all transfers between the 80287 and memory, no additional bus drivers, controllers, or other components are necessary to interface the 80287 NPX to the local bus. Any memory accessible to the 80286 CPU is accessible by the 80287. The Processor Extension Data Channel is described in more detail in Chapter Six of the *iAPX 286 Hardware Reference Manual*.

Real-Address Mode and Protected Virtual-Address Mode

Like the 80286 CPU, the 80287 NPX can operate in both Real-Address mode and in Protected mode. Following a hardware RESET, the 80287 is initially activated in Real-Address mode. A single, privileged instruction (FSETPM) is necessary to set the 80287 into Protected mode.

As an extension to the 80286 CPU, the 80287 can access any memory location accessible by the task currently executing on the 80286. When operating in Protected mode, all memory references by the 80287 are automatically verified by the 80286's memory management and protection mechanisms as for any other memory references by the currently-executing task. Protection violations associated with NPX instructions automatically cause the 80286 to trap to an appropriate exception handler.

To the programmer, these two 80287 operating modes differ only in the manner in which the NPX instruction and data pointers are represented in memory following an FSAVE or FSTENV instruction. When the 80287 operates in Protected mode, its NPX instruction and data pointers are each represented in memory as a 16-bit segment selector and a 16-bit offset. When the 80287 operates in Real-Address mode, these same instruction and data pointers are represented simply as the 20-bit physical addresses of the operands in question (see figure 1-7 in Chapter One).

3-1 122164-001

Dedicated and Reserved I/O Locations

The 80287 NPX does not require that any memory addresses be set aside for special purposes. The 80287 does make use of I/O port addresses in the range 00F8H through 00FFH, although these I/O operations are completely transparent to the iAPX 286 software. iAPX 286 programs must not reference these reserved I/O addresses directly.

To prevent any accidental misuse or other tampering with numeric instructions in the 80287, the 80286's I/O Privilege Level (IOPL) should be used in multiuser reprogrammable environments to restrict application program access to the I/O address space and so guarantee the integrity of 80287 computations. Chapter Eight of the iAPX 286 Operating System Writer's Guide contains more details regarding the use of the I/O Privilege Level.

however, the mechanisms by which the 80286 and 80287 interact are a bit more complex. This portion describes how the 80287 NPX and 80286 CPU interact and points out features of this inter-

PROCESSOR INITIALIZATION AND CONTROL PROSPERS OF INSTANCE OF INITIALIZATION AND CONTROL PROSPERS OF INITIALIZATION AND CONTROL PROSPERS

One of the principal responsibilities of systems software is the initialization, monitoring, and control of the hardware and software resources of the system, including the 80287 NPX. In this section, issues related to system initialization and control are described, including recognition of the NPX, emulation of the 80287 NPX in software if the hardware is not available, and the handling of exceptions that may occur during the execution of the 80287.

System Initialization Because the 80287 and memory, no additional bus Because the 80287 and memory, no additional bus

- Recognize the presence or absence of the NPX Not replaced in Recognize the presence or absence of the NPX Not replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the presence or absence of the NPX NOT replaced in Recognize the Recognize the Presence of the NPX NOT replaced in Recognize the Recognize th
- Set flags in the 80286 MSW to reflect the state of the numeric environment

If an 80287 NPX is present in the system, the NPX must be present but a south a south

- Initialized
- Following a hardware RESET, the 80287 is initially act (bariesh fit) abom battatory onto bachting M. ..

All of these activities can be quickly and easily performed as part of the overall system initialization.

Recognizing the 80287 NPX | start antitioner-vibration and vide sentences by the currently-executing task.

During initialization, the 80286 is easily programmed to recognize the presence of the 80287 NPX. Figure 3-1 shows an example of such a recognition routine.

In the example, the 80286 assumes that the 80287 is present and executes an FNINIT instruction. Following the FNINIT instruction, the 80286 attempts to read the NPX status word. If the 80287 NPX is present, the lower eight bits of this word (the exception flags) will be all zeros. If an 80287 is not present, these data lines will have been floating. The *iAPX 286 Hardware Reference Manual* describes how to design the 80287 socket to ensure that at least one of these lower eight data lines floats high in the absence of the 80287.

3-2



```
; initialization routine to detect an 80287 Numeric Processor
 FND_287: FNINIT; A Section of initialize Numeric Processor
enformed earlier. The brow last a 1818 seath are jize the 80287 xable warz performed this
boxilatini OR of XTVAL, Alexano molo; test Now-byte--80287 exception flagsilatin
see and all a carry marker of the all and a contract of the second and a contract of the carry marker of
li registers are tagged empty, besideitint vinequadidefault rounding, precision, and infinit
                                     more sile in a private of the state of the s
                                                                                           ; branch if 80287 present
allowing a hardware RESET signal survey no Numeric Processor --- Walk Walks
monountani OR 1004Hmzm) short by set EM bit in machine status word
LMSW AX ; to enable software emulation of 80287
                            JMP
                                                    CONTINUE
 GOT_287: SMSW
                                                                                          ; set MP bit in machine status word
                                                    AX
                            UB
                                                    0 2 H
                            LMSW
                                                                                          ; to permit normal 80287 operation
 it is determined that no 80287 NPX is available in the system, systems software may decide
 mulate ESC instructions in software. This graw of hos boal; supported by the 80286 hard: 3UNIJND2
```

Figure 3-1. Software Routine to Recognize the 80287

Configuring the Numerics Environmenta and instruction of the ESC instruction of the Numerics Environmenta and instruction of the Numerical Environmental Environmenta and instruction of the Numerical Environmental Environm

Once the 80286 CPU has determined the presence or absence of the 80287 NPX, the 80286 must set either the MP or the EM bit in its own machine status word accordingly. The initialization routine can either

- Set the MP bit in the 80286 MSW to allow numeric instructions to be executed directly by the 80287 NPX component
- Set the EM bit in the 80286 MSW to permit software emulation of the 80287 numeric instructions

The Math Present (MP) flag of the 80286 machine status word indicates to the CPU whether an 80287 NPX is physically available in the system. The MP flag controls the function of the WAIT instruction. When executing a WAIT instruction, the 80286 tests only the Task Switched (TS) bit if MP is set; if it finds TS set under these conditions, the CPU traps to exception #7.

The Emulation Mode (EM) bit of the 80286 machine status word indicates to the CPU whether NPX functions are to be emulated. If the CPU finds EM set when it executes an ESC instruction, program control is automatically trapped to exception #7, giving the exception handler the opportunity to emulate the functions of an 80287. The 80286 EM flag can be changed only by using the LMSW (load machine status word) instruction (legal only at privilege level 0) and examined with the aid of the SMSW (store machine status word) instruction (legal at any privilege level).

The EM bit also controls the function of the WAIT instruction. If the CPU finds EM set while executing a WAIT, the CPU does not check the ERROR pin for an error indication.

For correct 80286 operation, the EM bit must never be set concurrently with MP. The EM and MP bits of the 80286 are described in more detail in the *iAPX 286 Operating System Writer's Guide*. More information on software emulation for the 80287 NPX is described in the "80287 Emulation" section later in this chapter.



Initializing the 80287

Initializing the 80287 NPX simply means placing the NPX in a known state unaffected by any activity performed earlier. The example software routine to recognize the 80287 (table 3-1) performed this initialization using a single FNINIT instruction. This instruction causes the NPX to be initialized in the same way as that caused by the hardware RESET signal to the 80287. All the error masks are set, all registers are tagged empty, the ST is set to zero, and default rounding, precision, and infinity controls are set. Table 3-1 shows the state of the 80287 NPX following initialization.

Following a hardware RESET signal, such as after initial power-up, the 80287 is initialized in Real-Address mode. Once the 80287 has been switched to Protected mode (using the FSETPM instruction), only another hardware RESET can switch the 80287 back to Real-Address mode. The FNINIT instruction does not switch the operating state of the 80287.

80287 Emulation

If it is determined that no 80287 NPX is available in the system, systems software may decide to emulate ESC instructions in software. This emulation is easily supported by the 80286 hardware, because the 80286 can be configured to trap to a software emulation routine whenever it encounters an ESC instruction in its instruction stream.

As described previously, whenever the 80286 CPU encounters an ESC instruction, and its MP and EM status bits are set appropriately (MP=0, EM=1), the 80286 will automatically trap to interrupt #7, the Processor Extension Not Available exception. The return link stored on the stack points to the first byte of the ESC instruction, including the prefix byte(s), if any. The exception handler can use this return link to examine the ESC instruction and proceed to emulate the numeric instruction in software.

The emulator must step the return pointer so that, upon return from the exception handler, execution can resume at the first instruction following the ESC instruction.

and an adversary Table 3-1. NPX Processor State Following Initialization and 9M and 182

| Field | Value | Interpretation |
|---|---|--------------------------------------|
| Control Word Infinity Control Rounding Control | | |
| Precision Control Interrupt-Enable Mask Exception Masks | the 80286 tell only | When executing a WA stid 46 ruction, |
| Status Word Busy Condition Code Stack Top Interrupt Request Exception Flags | PU finds EV 0 t who | , |
| Tag Word | of the WAITthstruc | |
| Registers anotheribal rotte as | the ERRO.O.Nn for | Not changed MANAY 9 200 |
| Exception Pointers Instruction Code Instruction Address Operand Address | N.C. Taum iid N.C. Halab ard N.C. all rol not | Not changed 8508 5ff to and |

"lom

To an application program, execution on an iAPX 286/10 system with 80287 emulation is almost indistinguishable from execution on an iAPX 286/20 system, except for the difference in execution speeds.

There are several important considerations when using emulation on an iAPX 286/10 system:

- When operating in Protected-Address mode, numeric applications using the emulator must be executed in execute-readable code segments. Numeric software cannot be emulated if it is executed in execute-only code segments. This is because the emulator must be able to examine the particular numeric instruction that caused the Emulation trap.
- Only privileged tasks can place the 80286 in emulation mode. The instructions necessary to place
 the 80286 in Emulation mode are privileged instructions, and are not typically accessible to an
 application.

An emulator package (E80287) that runs on iAPX 286/10 systems is available from Intel in the 8086 Software Toolbox, Order Number 122203. This emulation package operates in both Real and Protected mode, providing a complete functional equivalent for the 80287 emulated in software.

When using the E80287 emulator, writers of numeric exception handlers should be aware of one slight difference between the emulated 80287 and the 80287 hardware:

- On the 80287 hardware, exception handlers are invoked by the 80286 at the first WAIT or ESC instruction following the instruction causing the exception. The return link, stored on the 80286 stack, points to this second WAIT or ESC instruction where execution will resume following a return from the exception handler.
- Using the E80287 emulator, numeric exception handlers are invoked from within the emulator itself. The return link stored on the stack when the exception handler is invoked will therefore point back to the E80287 emulator, rather than to the program code actually being executed (emulated). An IRET return from the exception handler returns to the emulator, which then returns immediately to the emulated program. This added layer of indirection should not cause confusion, however, because the instruction causing the exception can always be identified from the 80287's instruction and data pointers.

Handling Numeric Processing Exceptions

Once the iAPX 286/20 system has been initialized and normal execution of applications has been commenced, the 80287 NPX may occasionally require attention in order to recover from numeric processing errors. This section provides details for writing software exception handlers for numeric exceptions. Numeric processing exceptions have already been introduced in previous sections of this manual.

As discussed previously, the 80287 NPX can take one of two actions when it recognizes a numeric exception:

- If the exception is masked, the NPX will automatically perform its own masked exception response, correcting the exception condition according to fixed rules, and then continuing with its instruction
- If the exception is unmasked, the NPX signals the exception to the 80286 CPU using the ERROR status line between the two processors. Each time the 80286 encounters an ESC or WAIT instruction in its instruction stream, the CPU checks the condition of this ERROR status line. If ERROR is active, the CPU automatically traps to Interrupt vector #16, the Processor Extension Error trap.

Interrupt vector #16 typically points to a software exception handler, which may or may not be a part of systems software. This exception handler takes the form of an iAPX 286 interrupt procedure.

When handling numeric errors, the CPU has two responsibilities:

- The CPU must not disturb the numeric context when an error is detected.
- The CPU must clear the error and attempt recovery from the error. The covery find the error and attempt recovery from the error. The covery find the error and attempt recovery from the error.

Although the manner in which programmers may treat these responsibilities varies from one implementation to the next, most exception handlers will include these basic steps:

- Store the NPX environment (control, status, and tag words, operand and instruction pointers) as it
 existed at the time of the exception.
- · Clear the exception bits in the status word.
- An emulator package (E80287) that runs on iAPX 286/10 systems. UPO and no adjusted entire emulation package of the adjusted entire emulation package of the adjusted entire emulation package of the entire emulation package of the entire enti
- Identify the exception by examining the status and control words in the save environment.
- Take some system-dependent action to rectify the exception.
- · Return to the interrupted program and resume normal execution. best limited and appropriately

It should be noted that the NPX exception pointers contained in the stored NPX environment will take different forms, depending on whether the NPX is operating in Real-Address mode or in Protected mode. The earlier discussion of Real versus Protected mode details how this information is presented in each of the two operating modes.

to the E80287 emulator, rather than to the program senoges noitges as use new later return from the exception handler returns to the omulator, which then returns immediately

In cases where multiple exceptions arise simultaneously, the 80287 signals one exception according to the precedence sequence shown in table 3-2. This means, for example, that zero divided by zero will result in an invalid operation, and not a zero divide exception.

Exception Recovery Examples

Recovery routines for NPX exceptions can take a variety of forms. They can change the arithmetic and programming rules of the NPX. These changes may redefine the default fix-up for an error, change the appearance of the NPX to the programmer, or change how arithmetic is defined on the NPX.

A change to an error response might be to automatically normalize all denormals loaded from memory. A change in appearance might be extending the register stack into memory to provide an "infinite" number of numeric registers. The arithmetic of the NPX can be changed to automatically extend the

Table 3-2. Precedence of NPX Exceptions

| the state of the s | many the Will all budgages of malescape and the |
|--|--|
| fixed rules, and then co:trail belangis instruction | Denormalized operand (if unmasked) |
| the exception to the 80286 CPU using the ERROR | Zero divide Denormalized (if masked) |
| ne the 80286 encounters and the condition of this ER :feal belangies at ERROL | Precision of maptiz delibration and maptized |

SYSTEM-LEVEL NUMERIC PROGRAMMING

precision and range of variables when exceeded. All these functions can be implemented on the NPX via numeric errors and associated recovery routines in a manner transparent to the application programmer.

Some other possible system-dependent actions, mentioned previously, may include:

- Incrementing an exception counter for later display or printing
- Printing or displaying diagnostic information (e.g., the 80287 environment and registers)
- · Aborting further execution
- · Storing a diagnostic value (a NaN) in the result and continuing with the computation

Notice that an exception may or may not constitute an error, depending on the implementation. Once the exception handler corrects the error condition causing the exception, the floating-point instruction that caused the exception can be restarted, if appropriate. This cannot be accomplished using the IRET instruction, however, because the trap occurs at the ESC or WAIT instruction following the offending ESC instruction. The exception handler must obtain from the NPX the address of the offending instruction in the task that initiated it, make a copy of it, execute the copy in the context of the offending task, and then return via IRET to the current CPU instruction stream.

In order to correct the condition causing the numeric exception, exception handlers must recognize the precise state of the NPX at the time the exception handler was invoked, and be able to reconstruct the state of the NPX when the exception initially occurred. To reconstruct the state of the NPX, programmers must understand when, during the execution of an NPX instruction, exceptions are actually recognized.

Invalid operation, zero divide, and denormalized exceptions are detected before an operation begins, whereas overflow, underflow, and precision exceptions are not raised until a true result has been computed. When a *before* exception is detected, the NPX register stack and memory have not yet been updated, and appear as if the offending instructions has not been executed.

When an *after* exception is detected, the register stack and memory appear as if the instruction has run to completion; i.e., they may be updated. (However, in a store or store-and-pop operation, unmasked over/underflow is handled like a before exception; memory is not updated and the stack is not popped.) The programming examples contained in Chapter Four include an outline of several exception handlers to process numeric exceptions for the 80287.



precision and range of variables when exceeded. All these functions can be implemented on the NPX via numeric errors and associated recovery routines in a manner transparent to the application programmer.

Some other possible system-dependent actions, mentioned previously, may include:

- · Incrementing an exception counter for later display or printing
- Printing or displaying diagnostic information (e.g., the 80287 environment and registers)
 - · Aborting further execution
 - · Storing a diagnostic value (a NaN) in the result and continuing with the commutation

Notice that an exception may or may not constitute an error, depending on the amplementation. Once the exception handler corrects the error condition causing the exception, the fleating-point instruction that caused the exception can be restarted, if appropriate. This cannot be accomplished using the IRET instruction, however, because the trap occurs at the ESC or WAIT instruction following the offending ESC instruction. The exception handler must obtain from the NEX the address of the offending instruction in the task that initiated it, make a copy of it, execute the copy in the context of the offending task, and then return via IRET to the current CPU instruction stream.

In order to correct the condition causing the numeric exception, exception handlers must recognize the precise state of the NPX at the time the exception handler was invoked, and be able to reconstruct the state of the NPX when the exception initially occurred. To reconstruct the state of the NPX, programmers must understand when, during the execution of an NPX instruction, exceptions are actually recognized.

Invalid operation, zero divide, and denormalized exceptions are detected before an operation begins, whereas overflow, underflow, and precision exceptions are not raised until a true result has been computed. When a before exception is detected, the NPX register stack and memory have not yet been updated, and appear as if the offending instructions has not been executed.

When an after exception is detected, the register stack and memory appear as if the instruction has run to completion; i.e., they may be updated. (However, in a store or store-and-pop operation, unmasked over/underflow is handled like a before exception; memory is not updated and the stack is not popped.) The programming examples contained in Chapter Four include an outline of several exception handlers to process numeric exceptions for the 80287.

Numeric Programming Examples

4

Numeric Programming Examples



CHAPTER 4 NUMERIC PROGRAMMING EXAMPLES

The following sections contain examples of numeric programs for the 80287 NPX written in ASM286. These examples are intended to illustrate some of the techniques for programming the iAPX 286/20 computing system for numeric applications.

CONDITIONAL BRANCHING EXAMPLES

As discussed in Chapter Two, several numeric instructions post their results to the condition code bits of the 80287 status word. Although there are many ways to implement conditional branching following a comparison, the basic approach is as follows:

- · Execute the comparison.
- Store the status word. (80287 allows storing status directly into AX register.)
- Inspect the condition code bits.
- · Jump on the result.

Figure 4-1 is a code fragment that illustrates how two memory-resident long real numbers might be compared (similar code could be used with the FTST instruction). The numbers are called A and B, and the comparison is A to B.

The comparison itself requires loading A onto the top of the 80287 register stack and then comparing it to B, while popping the stack with the same instruction. The status word is then written into the 80286 AX register.

A and B have four possible orderings, and bits C3, C2, and C0 of the condition code indicate which ordering holds. These bits are positioned in the upper byte of the NPX status word so as to correspond to the CPU's zero, parity, and carry flags (ZF, PF, and CF), when the byte is written into the flags. The code fragment sets ZF, PF, and CF of the CPU status word to the values of C3, C2, and C0 of the NPX status word, and then uses the CPU conditional jump instructions to test the flags. The resulting code is extremely compact, requiring only seven instructions.

The FXAM instruction updates all four condition code bits. Figure 4-2 shows how a jump table can be used to determine the characteristics of the value examined. The jump table (FXAM_TBL) is initialized to contain the 16-bit displacement of 16 labels, one for each possible condition code setting. Note that four of the table entries contain the same value, because four condition code settings correspond to "empty."

The program fragment performs the FXAM and stores the status word. It then manipulates the condition code bits to finally produce a number in register BX that equals the condition code times 2. This involves zeroing the unused bits in the byte that contains the code, shifting C3 to the right so that it is adjacent to C2, and then shifting the code to multiply it by 2. The resulting value is used as an index that selects one of the displacements from FXAM_TBL (the multiplication of the condition code is required because of the 2-byte length of each value in FXAM_TBL). The unconditional JMP instruction effectively vectors through the jump table to the labelled routine that contains code (not shown in the example) to process each possible result of the FXAM instruction.

4–1 122164-001



```
he following sections contain examples of numeric programs for the 80287 NPX written in ASM286
hose examples are intended to illustrate some of the techniques for programming the iAPX 286/21
         DQ
R
                            : LOAD A ONTO TOP OF 287 STACK
         FLD
                 B ; COMPARE A:B, POP A
         FCOMP
                     ; STORE RESULT TO CPU AX REGISTER
         FSTSW
         ; CPU AX REGISTER CONTAINS CONDITION CODES (RESULTS OF
            LOAD CONDITION CODES INTO CPU FLAGS
         Store the status word. (80287 allows storing status directly into AX register. 3HA2
         ; USE CONDITIONAL JUMPS TO DETERMINE ORDERING OF A TO
ABUNDRDERED WY TEST C2 (PF) most ebox a si I-A studie
; TEST C3 (ZF) of A si magnetimes and but
         JE
                  A_EQUAL
A GREATER:
                           ; CO (CF) = 0, C3 (ZF) = 0
The comparison itself requires loading A onto the top of the 80287 register stark, and then comparin
I to B. while pepping its s(AZ) is 3 h. goare (A3) coo. The status word is then wildenpao A
A_LESS: ; CO (CF) = 1, C3 (ZF) = 0
ordering holds. These bits are positioned in the upper byte of the NPX status word so as to correspon
the CPU's zero, parity, and carry flags (ZF, (39) 25); when the byle i, GBRBGRULE II.
he NPX status word, and then uses the CPU conditional jump instructions to test the flags. The
```

Figure 4-1. Conditional Branching for Compares

Figure 4-2. Conditional Branching for FXAM



```
At the beginning of the prologue, CPO interrupts have been disabled the prologue performs at unctions that must be protected from possible interruption by higher-priority sources. Typically, the
moment of TRIOR CALCULATE OFFSET OF NTO JUMP TABLE released on the service of the
When the critical proce. XE 70, FLAH SARRU RABLO die mayO. HE & CPU VOMrupts o allo
                               MOV
                                                             BL, AH ; LOAD CONDITION CODE INTO BL
                                AND
                                                             BL,00000111B
                                                                                                                 ; CLEAR ALL BITS EXCEPT C2-CO
people i tedi ANDison e a AH, 01000000Bm ois; CLEAR ALL BITS EXCEPT C3
SHR AH, 2 SHIFT C3 TWO PLACES RIGHT
                                                             BX, 1 SHIFT C2-C0 1 PLACE LEFT (MULTIPLY
                                                                                         ; BY 2)
adiox XQVI ORDIN UQUBL, AHOLES; SUDROP C3 BACK, IN ADJACENT TO C2 volice and
normal execution can be resumed. The e (0 X X X X 0 0 0) I load an unmassed exception flag sno th
                                          JUMP TO THE ROUTINE 'ADDRESSED' BY CONDITION CODE
Flaure 4-3 through 4-5 show the ASM286 coding of thref XB1JB7_MAX 7 a handle9M Chev show not
prologues and epilogues can be written for various situations, but provide comments indicating only
                                          HERE ARE THE JUMP TARGETS, ONE TO HANDLE Discologn educated
                                ; EACH POSSIBLE RESULT OF FXAM
  Figure 4-3 and 4-4 are very similar; their only substantial difference is their choice MRDMMU-EDG
      save and restore the 80287. The tradeoff here is between the increased diagnostic information provi-
  by FNSAVE and the faster execution of FNSTENV. For applications that are sensitive NAM_209.
  atency or that do not need to examine register contents, FNSTENV reduces the duration of the "crit
 cal region," during which the CPU will not recognize another interrupt request (unlim NONNU_D,3N)
  NEG_NAN:
  After the exception handler body, the epilopues prepare the CPU and the NPX to resume execution
  from the point of interruption (i.e., the instruction following the one that generated: MRON-2019.
  exception). Notice that the exception flags in the memory image that is loaded into the 80287 at
  cleared to zero prior to reloading (in fact, in these examples, the entire status we; YTLINLINLINLEQ.9.
 The examples in figures 4-3 and 4-4 assume that the exception handler itself will not caus MAPN_DAM
 exception. Where this is a possibility, the general approach shown in figure 4-5 can be employed. The
 casic technique is to save the full 80287 state and then to load a new control to I-I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M I M 
  Note that considerable care should be taken when designing an exception handler of this type to preven
  POS_ZERO:
 EMPTY:
  NEG_ZERO:
  POS_DENORM:
  NEG DENORM:
```

Figure 4-2. Conditional Branching for FXAM (Cont'd.)

EXCEPTION HANDLING EXAMPLES

There are many approaches to writing exception handlers. One useful technique is to consider the exception handler procedure as consisting of "prologue," "body," and "epilogue" sections of code. (For compatibility with the 80287 emulators, this procedure should be invoked by interrupt pointer (vector) number 16.)

functions that must be protected from possible interruption by higher-priority sources. Typically, this will involve saving CPU registers and transferring diagnostic information from the 80287 to memory. When the critical processing has been completed, the prologue may enable CPU interrupts to allow higher-priority interrupt handlers to preempt the exception handler.

The exception handler body examines the diagnostic information and makes a response that is necessarily application-dependent. This response may range from halting execution, to displaying a message, to attempting to repair the problem and proceed with normal execution.

The epilogue essentially reverses the actions of the prologue, restoring the CPU and the NPX so that normal execution can be resumed. The epilogue must *not* load an unmasked exception flag into the 80287 or another exception will be requested immediately.

Figure 4-3 through 4-5 show the ASM286 coding of three skeleton exception handlers. They show how prologues and epilogues can be written for various situations, but provide comments indicating only where the application-dependent exception handling body should be placed.

Figure 4-3 and 4-4 are very similar; their only substantial difference is their choice of instructions to save and restore the 80287. The tradeoff here is between the increased diagnostic information provided by FNSAVE and the faster execution of FNSTENV. For applications that are sensitive to interrupt latency or that do not need to examine register contents, FNSTENV reduces the duration of the "critical region," during which the CPU will not recognize another interrupt request (unless it is a nonmaskable interrupt).

After the exception handler body, the epilogues prepare the CPU and the NPX to resume execution from the point of interruption (i.e., the instruction following the one that generated the unmasked exception). Notice that the exception flags in the memory image that is loaded into the 80287 are cleared to zero prior to reloading (in fact, in these examples, the entire status word image is cleared).

The examples in figures 4-3 and 4-4 assume that the exception handler itself will not cause an unmasked exception. Where this is a possibility, the general approach shown in figure 4-5 can be employed. The basic technique is to save the full 80287 state and then to load a new control word in the prologue. Note that considerable care should be taken when designing an exception handler of this type to prevent the handler from being reentered endlessly.

```
SAVE_ALL
                   PROC
  SAVE CPU REGISTERS, ALLOCATE STACK SPACE
  FOR 80287 STATE IMAGE
      PUSH
                BP
                BP, SP
      MOV
      SUB
                SP, 94
  SAVE FULL 80287 STATE, WAIT FOR COMPLETION,
; ENABLE CPU INTERRUPTS
      FNSAVE
                [BP-94]
      FWAIT
      STI
APPLICATION - DEPENDENT EXCEPTION HANDLING OF STREET THE STREET
  empatibility with the 80287 emulators, this procedure should be invoked banal Hr. 2300 in 3000
```

Figure 4-3. Full-State Exception Handler

4-4 122164-001





Figure 4-3. Full-State Exception Handler (Cont'd.)

```
SAVE_ENVIRONMENT PROC
; SAVE CPU REGISTERS, ALLOCATE STACK SPACE
; FOR 80287 ENVIRONMENT
     PUSH
             BP
              BP. SPIIN BREN GERERATED HERE WILLIAM . .
     MOV
             SP STATE EXCEPTION NAMDLER TO BE REENTEDING
; SAVE ENVIRONMENT, WAIT FOR COMPLETION, 21 30ARDT2 JA30J 31 ;
                         ALLDCATED ON THE CPU STACK.
; ENABLE CPU INTERRUPTS
     FNSTENV [BP-14]
     FWAIT
     STI
; APPLICATION EXCEPTION-HANDLING CODE GOES HERE 100M 3807839 ;
; CLEAR EXCEPTION FLAGS IN STATUS WORD
: DE-ALLOCATE STACK SPACE, RESTORE OPU RESTORE MODIFIED I DO STACK SPACE,
; ENVIRONMENT IMAGE
             BYTE PTR [BP-12], OH
    MOV
             [BP-14]
     FLDENV
: DE-ALLOCATE STACK SPACE, RESTORE CPU REGISTERS
    MOV
             SP, BP
    POP
             BP
; RETURN TO INTERRUPTED CALCULATION TOMB
    IRET
SAVE ENVIRONMENT ENDP
```

Figure 4-4. Reduced-Latency Exception Handler



```
: CLEAR EXCEPTION FLAGS IN STATUS WORD
                          BYTE PTR (BP-921, OH
           CONTROL DW ? ; ASSUME INITIALIZED ROTERS
REENTRANT
                      PROC
 SAVE CPU REGISTERS, ALLOCATE STACK SPACE FOR
 80287 STATE IMAGE
    PUSH
             BP
    MOV
            Figure 4-3, Full-State Exception Handler 92, 1981.)
             SP,94
     SUB
; SAVE STATE, LOAD NEW CONTROL WORD,
; FOR COMPLETION, ENABLE CPU INTERRUPTS
    FNSAVE [BP-94]
             LOCAL_CONTROL
    FLDCW
     STI
 APPLICATION EXCEPTION HANDLING CODE GOES HERE.
 AN UNMASKED EXCEPTION GENERATED HERE WILLEZ 98
 CAUSE THE EXCEPTION HANDLER TO BE REENTERED 42
 IF LOCAL STORAGE IS NEEDED, ALT MUST BE W . THEM DELVIS EVAS :
; ALLOCATED ON THE CPU STACK.
 CLEAR EXCEPTION FLAGS IN STATUS WORD
 RESTORE MODIFIED STATE SIMAGENIJONAN-HOLT930X3 HOLTADIJ99A
     MOV
              BYTE PTR [BP-92], OH
              CLEAR EXCEPTION FLAGS IN STATUS WORD [PR-94]
; DE-ALLOCATE STACK SPACE, RESTORE CPU REGISTERS OF ASSTRAIS
     MOV
              SP, BP
                           BYTE PTR IBP-121, OH
; RETURN TO POINT OF INTERRUPTION
    IRET
REENTRANT
                      RETURN TO INTERRUPTED CALCULATION PONS
```

Figure 4-5. Reentrant Exception Handler

4-6



FLOATING-POINT TO ASCII CONVERSION EXAMPLES

Numeric programs must typically format their results at some point for presentation and inspection by the program user. In many cases, numeric results are formatted as ASCII strings for printing or display. This example shows how floating-point values can be converted to decimal ASCII character strings. The function shown in figure 4-6 can be invoked from PL/M-286, Pascal-286, FORTRAN-286, or ASM286 routines.

Shortness, speed, and accuracy were chosen rather than providing the maximum number of significant digits possible. An attempt is made to keep integers in their own domain to avoid unnecessary conversion errors.

Using the extended precision real number format, this routine achieves a worst case accuracy of three units in the 16th decimal position for a noninteger value or integers greater than 10¹⁸. This is double precision accuracy. With values having decimal exponents less than 100 in magnitude, the accuracy is one unit in the 17th decimal position.

Higher precision can be achieved with greater care in programming, larger program size, and lower performance.



Figure 4-6. Floating-Point to ASCII Conversion Routine

| 1APX286 MACRO ASSEMBLER | 80287 F | | | git ASCII Conversion | 10:12:38 09/25/83 PAGE 2 |
|--|--|--|---|---|---|
| d quitografi bas notina | LINE | SOURCE SOURCE | at son | rmat their results | umeric programs must typically fo |
| ASCII character strings | 51 52 53 54 55 | and a length always field | of the hold t | zero chacter. The val ASCII string includin he sign. It is possib This occurs for zeroes | SCII string will contain a sign ue string_size indicates the total g the sign character. String(O) will g the for string_size to be less than or integer values. A psuedo zero The denormal count will indicate |
| | 57 58 59 | ; the po | wer of | two originally associa | ted with the value. The power of the value was an ordinary zero. |
| un number of significan roid unnecessary conver | 60 61 62 63 64 65 66 67 | ; decima ; expone ; range | ntiate accepta | s of the loth decimal instruction is also us | a maximum of 18 decimal digits for 2011 101 a decimal power of zero associated soult will be accurate to within 2 2012 215 place (double precision). The defor scaling the value into the 2013 HC for the conversion. |
| | 68 | | | | sing the extended precision-research |
| | 70 | | | | its in the 16th decimal position for |
| ignitude, the accuracy i | 72 +1 | | | | ecision accuracy. With values havi |
| | 74 75 | ; Defi | ne the | stack layout. | e unit in the 17th decimal position |
| 000013 0000013 000613 000613 000613 000613 000613 | 76 77 78 79 80 81 82 83 | bp_save es_save return_ptr power_ptr field_size size_ptr string_ptr denormal_ptr | equ equ equ equ equ equ equ | word ptr [bp] bp_save + size bp_s es_save + size es_s return_ptr + size ro power_ptr + size po field_size + size f size_ptr + size siz string_ptr + size s | wer_ptr ield_size e_ptr |
| 2 000A SE CRESTAGO SE SE | 85 | parms_size | | size power_ptr + si | ze field_size + size size_ptr + ize denormal_ptr = 33.55 cm = 00.000 accayar |
| | 87 88 | , | | tants used | Te denormat_por andarages union accordi |
| 0012 | 89 90 | BCD_DIGITS | еди | SEMBLY OF HODULE PLOAT | ea corx saucrasea ognam assignar ill-calase |
| 0002 000A | 91 92 | WORD_SIZE BCD_SIZE | equ | 2 594 | ABSERNALER INVOICED BY: ASPREAS. 86 : F3: FPASC |
| 0001 0004 | 93 94 | MINUS NAN | equ | | efine return values he exact values chosen here are |
| 0006 | 95 | INFINITY INDEFINITE | equ | 6 ; i | mportant. They must correspond to he possible return values and be in |
| 0008 -0002 | 97 98 | PSUEDO_ZERO INVALID | equ | 8 ; t | he same numeric order as tested by he program. |
| -0004 -0006 | 99 | ZERO DENORMAL | equ | -4 | |
| -0008 0000 | 101 | UNNORMAL NORMAL | equ | 9-8 0 | |
| 0002 and no reduce | 103 | EXACT | equ | Da2anitwandun wid7 | |
| ASCYL String | 105 | Defi | ne layo | ut of temporary storag | e area. |
| -0004[] | 108 | status power two | equ | word ptr [bp-WORD_S status - WORD_SIZE | IZE) Ĝ |
| -0010[] | | power ten | equ | power two - WORD SI | ZE . |
| -0010E1 42 bearouse #1 | 111 | bcd_byte fraction | equ | tbyte ptr power_ten byte ptr bcd_value bcd_value | 81 |
| Nothern 1192 | 113 | local_size | egiav e | disting Otherwise to | power_two + size power_ten |
| 0010 deplay depotent | 115 | on is identified | letpyno | + size bcd_value | 1 05 |
| had to ha | 117 | stack \$eject | | seg (local_size+6) ; A | llocate stack space for locals |
| | 119 | code | segme | nt er public power_table: qword | |
| | 121 | 1 : | | sed by this function. | |
| | 123 124 | , | even | tall - d | ptimize for 16 bits |
| 0000 0A00 | 125 | const10 | du. | 10 : A | djustment value for too big BCD |
| | | ; Conv | ert the | C3, C2, C1, CO encoding | from tos_status into meaningful bit |
| 0002 F8 | 129 130 | ; status_table | db | | RMAL + MINUS, NAN + MINUS, |
| 0003 04 0004 F9 0005 05 | | | edne ba | procedure ordered | |
| 0006 00 0007 06 | | kneg site based | | NORMAL, INFINITY, N | ORMAL + MINUS, INFINITY + MINUS, |
| 000B 01 0009 07 | | of denormal ptrices | | wii lannuunb erafoeb | |
| 000A FC 000B FE | 132 | & | | ZERO, INVALID, ZERO | + MINUS, INVALID, |
| OOOD FE have don't have | | the Distance and | SOUR DO | Integ gnideoly and | 65 CF |
| OOOE FA | 133 | 2 | | DENORMAL, INVALID. | DENORMAL + MINUS, INVALID |
| 0010 FB | | The without twenty | DECEMBER TO THE | will have a leading of the value. The Al | 1 82 |

Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)





Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)



| | OBJ | LINE | SOURCE | | | | | | |
|--|--|---|---|--|--|---|---|--|--|
| 0083 | D9F4 | 228 | | fxtract | | , | Separate expone | nt from signif: | icand |
| | 90FAF8 | 229 | | cmp | d1, UNNORMAL | 19_03_T | Test for unnorm | al value | Sic |
| 0088 | 7240 | 230 | e de soni | 1p | normal_value | | | | |
| AB00 | 80EAF8 | 232 | TERRE SER | sub | d1. UNNORMAL-NORMAL | You. | Return normal s | tatus with cor | rect sign |
| | | 233 | TO FEEL | Norma | lize the fraction, | ad wet | he nower of two | in ST(1) and | OLO BOPE+ |
| | | 235 | , | the der | normal count value. | 447 | 101 | 077127 0 | 0587 B/0 |
| | | 236 237 | enlay aud | Accest. | 0 <= ST(0) < 1.0 | | | | |
| | | 238 | , | | | | | | |
| 008D | D9E8 | 239 | | #1d1 | | 2221 | Load constant t | o normalize fr | action |
| 008F | | 241 | normali | ze_fract | ion: ord printent ov | | | | |
| OORE | DCC1 | 242 | | fadd | st(1), st | untin He | Set integer bit | in Apartion | |
| 0091 | DEE9 | 244 | | fsub | | ; | Form normalized | fraction in S' | r(0) |
| 0093 | D9F4 | 245 | net of NO | fatract | 10178 Short Dixe Stock | 4227; | Power of two fi of denormal cou | eld will be ne | gative |
| | D9C9 | 247 | | fxch | | 1 | Put denormal co | unt in ST(0) | |
| | DF15 DEC2 | 248 | | fist. | word ptr [di] | THIS . | Put negative of Form correct po | | |
| | | 250 | | тачир | 50(27,50 | 100111 | OK to use word | ptr [di] now | 750 |
| | F71D 752B | 251 252 | | neg | word ptr [di] not_psuedo_zero | 1 | Form positive d | enormal count | |
| 3070 | . 04.0 | 253 | | - | | | | | |
| | | 254 | 1 | A psi | edo zero will appea malize it, the resul | r as an | unnormal number | . When attemp | ting |
| | | 256 | a photoph | an fitt | malize it, the resultant of the result with the resultant in the resultant | eld a z | ro exponent val | ue. | Torming |
| 0095 | Dece | 257 258 | 1 | fxch | 2.0 | | Put power of tw | | TO ASS |
| | DF1D | 259 | | fistp | word ptr [di] | | Set denormal co | unt to power o | f two value |
| | | 260 | | | | DITS 1 | Word ptr [di] i integer, OK to | s not used by | convert |
| | 90EAF8 | 262 | | sub | dl, NORMAL-PSUEDO Z | ERO ; | Set return valu | e saving the s | ign bit |
| 00A6 | E9A400 | 263 264 | | Jwb | convert_integer | midwork. | Put zero value | into memory | |
| | | 265 | av byomsk | The r | umber is a real zer | o, set | he return value | and setup for | |
| | | 266 | a st sand | convers | ion to BCD. MIM In | | | | |
| 00A9 | | 268 | real_ze | ro: | sorn_fire | | | | |
| 0049 | 80EAFC | 269 | rese total | | dl, ZERO-NORMAL | | Convert status | | |
| OOAC | | 271 | | Jwb | convert_integer | Gue; | Treat the zero | as an integer | 473089 YES |
| 00AF | | 276 | ; ; found_d | | t to the exponent to | o guaran | tee the Pesuit | is not a denora | 5003 VA |
| | D9E8 | 279 | | Pld1 | cate stock aport ster | | Prepare to bump | exponent | |
| 0083 | D9C9 | 280 | | forem | | rerabe, | Force denormal | to smallest res | resentable |
| 0000 | D9F4 | 282 | | | | | extended real f | ormat exponent | |
| 0085 | | 284 | 1 | fxtract | | | This will work | | |
| | | 285 | STOR SVEE | The p | ower of the original f the fraction value | 1 denors | al value has be | en safely isola | ted. |
| | | 287 | | | | | | | |
| | D9E5 9BDFE0 | 288 | TOT REAL | fxam fstsw | enle_bleid ins | von, | See if the frac Save 80287 state | tion is an unno | rmal |
| | D9C9 | 290 | | fxch | anitia_linus | - 1 | Put exponent in | ST(0) | A337, 944 |
| | BOEAFA | 291 | | fich | st(2) d1, DENORMAL-NORMAL | 336 | Put 1.0 into ST Return normal s | tatus with rorr | ert sinn |
| OOBE | A90044 | 293 | | test | ax, 4400H | 400 | See if C3=C2=0 | impling unnorma | 1 OT NAN |
| 00C0 00C3 | | 294 | | JZ | normalize_fraction | | Jump if fraction | | 1 |
| OOGO | 7 4 C7 | 295 | | fstp | st(0) 1010_000 | Vos. | Remove unnecess | ary 1.0 from st | (0) |
| 00C0 00C3 00C6 | 74C7 DDD8 #528 85575 | 295 296 | | | 86107 | , | | this number to | 149 |
| 00C0 00C3 00C6 | | 295 296 297 298 | ; | Calcu | late the decimal man | anitude | associated with | | |
| 00C0 00C3 00C6 | | 295 296 297 298 299 | ; | Calcu | late the decimal man | anitude | associated with always be inev | itable due to | |
| 00C0 00C3 00C6 | | 295 296 297 298 299 300 | ; | within | late the decimal mag one order. This er | gnitude ror will | always be inev | itable due to | fail rder. |
| 00C0 00C3 00C6 | DDDB - 0.578 gn37ms | 295 296 297 298 299 300 301 302 | Look Par : | within roundin to cons Since t | late the decimal man one order. This er- g and lost precision ider the LOGIO of the the fraction will all | gnitude ror will n. As a he fract | always be inev result, we will ion value in ca 1 <= F < 2, its | itable due to 1 deliberately 1culating the c LOG10 will not | rder. |
| 00C0 00C3 00C6 | DDD8 | 295 296 297 298 299 300 301 302 303 304 | Look for the Control of the Control | within rounding to cons Since t the bas | one order. This er g and lost precision ider the LOGIO of the the fraction will all ic accuracy of the | gnitude ror will n. As a he fract ways be function | always be inev result, we will ion value in ca 1 <= F < 2, its . To get the de | itable due to I deliberately Iculating the c LOQ10 will not ecimal order of | rder. change magnitude |
| 00C0 00C3 00C6 | DDDB Gare grants And - do + tol no. NTIMITAL: | 295 296 297 298 299 300 301 302 303 304 305 | Lock for t Return sta Lock for a | within rounding to cons Since t the bas | one order. This er g and lost precision ider the LOGIO of the the fraction will all ic accuracy of the | gnitude ror will n. As a he fract ways be function | always be inev result, we will ion value in ca 1 <= F < 2, its . To get the de | itable due to I deliberately Iculating the c LOQ10 will not ecimal order of | rder. change magnitude |
| 008E 00C0 00C3 00C6 00C8 | DDDB Gare grants And - do + tol no. NTIMITAL: | 295 296 297 298 299 300 301 302 303 304 305 306 307 | Tormal | within roundin to cons Since t the bas simply an inte | late the decimal ma- one order. This er- g and lost precision ider the LOGIO of the fraction will al- ic accuracy of the multiply the power of ger. | gnitude ror will n. As a he fract ways be function of two b | always be inev result, we will ion value in ca 1 <= F < 2, its . To get the d y LOG10(2) and | itable due to I deliberately Iculating the c LOQ10 will not ecimal order of | rder. change magnitude sult to |
| 008E 00C0 00C3 00C6 | DDDS same some some same some same some some some some some same some some some some some some some so | 295 296 297 298 299 300 301 302 303 304 305 306 307 308 | ; ; ; ; ; ; normal_ | within roundin to cons Since t the bas simply an inte | late the decimal ma- one order. This er- g and lost precision ider the LOGIO of the fraction will al- ic accuracy of the multiply the power of ger. | gnitude ror will n. As a he fract ways be function | always be inev result, we wil ion value in ca 1 <= F < 2, its . To get the d y LOG10(2) and | itable due to I deliberately Iculating the c LOQ10 will not ecimal order of | rder. change magnitude |
| OOCA OOCA OOCA | DDDS Size gairs Hal - wo + rol nu STINIENS DESTINATION LONG TO THE SIZE WILL DBYEFO TOTAL 11 | 295 296 297 298 299 300 301 302 303 304 305 305 306 307 308 | normal_not_psu | within rounding to cons Since to the bas simply an intervalue: edo_zero fstp | late the decimal ma one order. This eri g and lost precission ider the LOGIO of the he fraction will all ic accuracy of the multiply the power of ger. | gnitude ror will n. As a he fract ways be function of two b | always be inev result. we will ion value in ca 1 Cm F C 2, its To get the d y LO010(2) and | itable due to I deliberately Iculating the concept of the concept of truncate the result of the concept of truncate the result of the concept of truncate the result of the concept of the | rder. change magnitude sult to |
| OOCA OOCA OOCA OOCA | DDD8 | 295 2976 2977 298 299 300 301 302 303 304 305 306 307 308 309 310 311 | ; ; ; ; normal_ not_ssu | within rounding to constitute the bas simply an intervalue: edo_zero fstp fist | late the decimal ma one order. This eri g and lost precision ider the LOGIO of the he fraction will all ic accuracy of the multiply the power ger. | gnitude ror will n. As a he fract ways be function of two b | always be inevresult, we wiltion value in call of the | itable due to I deliberately Iculating the concept of the concept of truncate the result of the concept of truncate the result of the concept of truncate the result of the concept of the | rder. change magnitude sult to |
| OOCA OOCA OOCA OOCA OOCA OOCA | DDDS Size gairs | 275 276 277 278 277 300 301 302 303 304 305 306 307 308 310 311 312 313 | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | within rounding to constitute the bas simply an intervalue: edo_zero fstp fist fldlg2 | late the decimal ma one order. This eri g and lost precision ider the LOGIO of the he fraction will all ic accuracy of the multiply the power of ger. fraction power_two | gnitude ror will n. As a he fract ways be function of two b | always be inev- result, we will ion value in ca 1 <= F < 2, its To get the di y LO010(2) and Save the fracti Save power of the Get LO010(2) | itable due to I deliberately Iculating the c LOGIO will not ecimal order of truncate the re on field for la so so so safe to use | rder. change magnitude sult to |
| OOCA OOCA OOCA OOCA OOCA OOCA OOCA OOCA | DDD8 Size gains HH2 - 46 + 761 to STIMING DB7EF6 DF36FC DF9C DEC9 | 275 276 277 278 279 300 301 302 303 304 305 306 307 311 312 313 314 | ; ; ; ; normal_ not_ssu | within roundin to cons Since the bas simply an inte value: edo_zero fstp fist fidig2 | late the decimal ma one order. This eri g and lost precission ider the LOGIO of the he fraction will all ic accuracy of the multiply the power of ger. | gnitude ror will n. As a he fract ways be function of two b | always be inev- result, we wil ion value in ca 1 <= F < 2. its To get the d y LO010(2) and Save the fracti Save power of to cet LO010(2) Power_two is no form LO010(0f # | itable due to I deliberately Iculating the c LOGIO will not coimal order of truncate the re on field for la uo us safe to use sponent of numb | rder. change magnitude sult to ter use |
| OOCA OOCA OOCA OOCA OOCA OOCA OOCA OOCA | DDD8 SEAR SEARCH | 275 276 277 278 279 300 301 302 303 304 305 306 307 311 312 313 314 315 | i i i i i i i i i i i i i i i i i i i | within roundin to cons Since the bas simply an inte value: edo_zero fstp fist fldlg2 fmul fistp | late the decimal ma one order. This eri g and lost precision ider the LOGIO of the he fraction will all ic accuracy of the multiply the power of ger. : fraction power_two | gnitude ror will n. As a he fract ways be function of two b | always be inev- result, we wil ion value in ca 1 <= F < 2. its To get the d y L0010(2) and Save the fracti Save power of to Get L0010(2) Power_two is no Form L0010(6 e Any rounding mo | itable due to I deliberately Iculating the c. LOGIO will not ecimal order of truncate the reason field for laws was afe to use sponent of numbde will work he | inder. change magnitude sult to ter use er) |
| OOCA OOCA OOCA OOCA OOCA OOCA OOCA OOCA | DDD8 Size gains HH2 - 46 + 761 to STIMING DB7EF6 DF36FC DF9C DEC9 | 295 296 297 298 299 300 301 302 303 304 305 306 307 309 310 311 312 313 314 315 316 | i i i i i i i i i i i i i i i i i i i | within roundin to cons Since to cons Since to the bas simply an inte value: edo_zero fstp fist fldlg2 fmul fistp Check | late the decimal ma one order. This eri g and lost precision ider the LOGIO of the he fraction will all ic accuracy of the multiply the power ger. fraction power_two power_ten if the magnitude o | gnitude ror will n. As a he fract ways be function of two b | always be inev- result, we wil ion value in ca 1 <= F < 2. its To get the d y L0010(2) and Save the fracti Save power of to Get L0010(2) Power_two is no Form L0010(6 e Any rounding mo | itable due to I deliberately Iculating the c. LOGIO will not ecimal order of truncate the reason field for laws was afe to use sponent of numbde will work he | inder. change magnitude sult to ter use er) |
| OOCA OOCA OOCA OOCA OOCA OOCA OOCA OOCA | DDDS SIZE SEITE DDDS SIZE SEITE DDDS SIZE SEITE DDS SIZE SIZE SIZE SIZE SIZE SIZE SIZE SIZ | 295 296 297 298 299 300 301 302 303 304 305 306 307 309 310 311 312 313 314 315 316 317 316 | i i i i i i i i i i i i i i i i i i i | within rounding to consider the bas simply an interest of the considered of the cons | late the decimal ma one order. This eri g and lost precision ider the LOGIO of the he fraction will all ic accuracy of the multiply the power ger. fraction power_two power_ten if the magnitude o | gnitude ror will n. As a he fract ways be function of two b | always be inev- result, we wil- ion value in ca 1 <= F < 2. its . To get the di y LO010(2) and . Save the fracti Bave power of th Power two is not Form LO010(0 e e Any rounding mo- mber rules out | itable due to 1 deliberately Iculating the c. LOG10 will not scimal order of truncate the reconstructed for law out to the constructed for law out to the constructed for law of the constructed for law of the constructed for law of the constructed for law to the constructed for law of the constructed for law to the co | inder. change magnitude sult to ter use er) |

Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)

4-10



| LDC | OR.I | | NE SOURCE | | | TOTAL TOTAL | |
|--------------|--|------------|-------------------|-----------------|--|--|---------------|
| | | | | | | 20 CONTRACT - 10 CM | FRED SI |
| 00D7 00D8 | 9B 8B46FA | Arms broad | 22 19 19 14 1 | fwait | ax.power_ten ax.cx adjust_result | Get power of ten of value | SG SECORD OF |
| OODB | 2BC1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | to star 3 | 24 +197100 1 | sub | ax, cx: so prive it | Form Scaling Factor necessary | y AII GA |
| OODD | 7722 | 3 | 25 07 46 99 | on 19 | adjust_result | ; Jump if number will not fit | |
| | | abon 13 | 27 | The n | umber is between 1 a | and 10**(field_size). | |
| | | | 20 | Test if | it is an integer. | von 924 dest 624 | |
| OODF | DF46FC | nulay as | 29 | fild | power_two_sviiless | | |
| 00E2 | 8BF2 | 3 | 31 | mov sub | | | |
| 00E4 | DOLATE | | 02 | 014 | 6 | Convert to exact return value | |
| OOEA | D9FD | 3 | 34 | fscale | st(1) | flore; Form full value, this is safe | e here |
| | DDD1 D9FC | 7 max 1973 | 35 | fst | st(1) | Copy value for compare | |
| 00F0 | | | מת מול מנון 37 | fcomp | audin den di | Copy value for compare Test if its an integer Compare values Save status | |
| 00F2 | 9BDD7EFE F746FE0040 | BREWLY DE | 38 - 64 - 44 - 41 | fstsw | status status, 4000H | | er ac |
| OOFB | 7550 | 3 | 40 | Jnz | convert_integer st(0) dx, si | A34 : Regis | |
| OOED | DDD8 | 1803 | 41 outsy stud | - Fetn | e+(0) | ; Remove non integer value | |
| OOFF | 8BD6 | 3 | 43 00150 27 | mov | dx, si | Restore original return value | , |
| | | | | | | in the range allowed by the BCD forms | et |
| | | Affile 3 | 46 | The sca | ling operation shoul | ld produce a number within one decima | al order |
| | | 3 | 47 | of magn | itude of the largest | decimal number representable within | the . |
| | | need to 3 | 48 | given s | oring width. | 1 564 595 | |
| | | 3 | 50 ; | The s | caling power of ten | value is in ax. | |
| 0101 | | | | _result: | | | |
| 0100 | 0007 | - | 53 | _ | | | umm value |
| 0101 | 8907 F7D8 | 3 | 55 | neg | ax parad bad a | ; Set initial power of ten ret; ; Subtract one for each order (; magnitude the value is scale) | of organs and |
| 0105 | F00000 | _ 3 | 56 authy go | 53 K | da.fe | Subtract one for each order of meghicule the value is scaled Scaling factor is returned at and fraction. Geofraction Combine fractions Form power of ten of the max; BCD value to fit in the string Index in si | d by |
| 0105 | E80000 | E 11013 | 58 13 200 | call | get_power_10 | ; Scaling factor is returned as | s exponent |
| 0108 | DB6EFO | men garasa | 59 : gool #1 | - fld | fraction bbo 1997 | Get fraction | |
| 010B | DEC9 BBF1 | 3 | 61 | fmul mov | sics | ; Combine fractions ; Form power of ten of the max: | imum |
| 010F | D1E6 | 2203 | 62 | sh1 | si,1 donla | BCD value to fit in the string Index in si | ng 2022 05 |
| 0111 | D1E6 | th over 3 | 64 | shl shl | si.1 | Index in si | |
| 0115 | D1E6 DF46FC | 100.3 | 65 of Smallers | fild | power_two so | ; Combine powers of two | |
| 0110 | DECE | 3 | 66 | faddp | st(2), st | ; Form full value, exponent was | 5397 10 |
| 0110 | D9FD DDD9 | 3 | 68 | fstp | st(1) be bonstling | Remove exponent | |
| | | | 69 ; | Test | the adjusted value a | against a table of exact powers of to | en. |
| | | 3 | 71 ; | The com | bined errors of the | magnitude estimate and power function | on can |
| | | 3 | 72 97 172 98 | result | in a value one order | of magnitude too small or too large | a to fit |
| | | 3 | 74 ; | adjuste | d value, if it is to | To handle this problem, pretest the small or large, then adjust it by | ten and |
| | | P-0 repts | 76 : | | the power of ten val | Lue.on . Sea | |
| 011E | | 3 | 77 test_p | ower: | | 4521 45915 1500: | |
| 011F | 2EDC940800 | | 78 | from | nower table[si]+tur | pe power_table; Compare against exact | t nower |
| | 2220770000 | 3 | 80 | | 88.724 | ; entry. Use the next entry s: | ince cx |
| 0122 | 9BDFE0 | 11213 | 81 TO REST S | fstsw | ax is also | | |
| 0126 | A90041 | 3 | 83 | test | ax. 4100H | ; No wait is necessary ; If C3 = C0 = O then too big | |
| 0129 | 750C | 3 | 84 85 00 51444 | Jnz | test_for_small const10 | 479 | |
| 012B | 2EDE360000 | R 11083 | 86 | fidiv | const10 | dec: Else adjust value | |
| 0130 | 2EDE360000 am 80E2FD FF07 | 2113 | 87 | and | dl, not EXACT | Remove exact flag Adjust power of ten value | |
| 0133 | FF07 EB14 | 19700003 | 89 | inc | word ptr [bx] | Adjust power of ten value Convert the value to a BCD in | teger CA TE |
| | | 3 | 90 | | | 489 | |
| 0137 | | 3 | 91 test_f 92 | or_small: | | enter_aven: | |
| 0137 | 2EDC940000 | F 3 | 93 | fcom | power_table[si] | Test relative size | |
| 013F | 9BDFE0 A90001 | 7920U03 3 | 95 | fstsw | ax ax, 100H | Test relative size No wait is necessary If CO = O then st(O) >= lower | bound a |
| 0142 | | | | | | | |
| 0144 | 2EDE0E0000 | R 3 | 97 | fimul | constit | Adjust value into range | |
| 0149 | FFOF | 3 | 99 | 17dec=43 | word ptr [bx] | Avada Adjust power of ten value | |
| 014B | | 4 | 00 01 in_ran | | | suley stip time 200 | |
| | | 4 | 02 | | | | |
| 014B | D9FC | | 03 | frndint | vd. (1) 1 000 000 000 | Form integer value | 95, 881,509 |
| | | 4 | 05 | | 0 <= TOS <= 999,999 | 9, 999, 999, 999, 999 | |
| | | | 06 ; | | | tly representable in 18 digit BCD fo | |
| | | 4 | 08 conver | t_integer | chro Li | 300 Floring to mac | |
| 014D | | 4 | 09 | | nbme | | |
| | DETAEN | | 10 | rostp | bcd_value | ; Store as BCD format number | |
| 014D 014D | DF76F0 | | 11 ; | | | | |
| | DF76F0 | 4 | 11 ; | While | the store BCD runs, | setup registers for the conversion | to go yamas |
| | DF76F0 | 4 4 | 11 ; | While ASCII. | the store BCD runs, | setup registers for the conversion | togo yumana |

Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)

| LOC | OBJ | | LINE | SOURCE | | | | | |
|--------------|----------------|--------------|------------|--|--|---------------------------|---|-------------|----|
| 0153 | B9040F | May by of | 416 | og and Simil mov | cx, OfO4h | 22000 | Set shift count and mask Set initial size of ASCII fi Get address of start of ASCI Copy ds to es | 67 | |
| 0156 | BB0100 | | 417 | o towns too mov | bx.1 del_reseque | ven | Set initial size of ASCII fi | eld for sig | gn |
| 0150 | BB7EOC | | 418 | mun +1 qual mov | di, string_ptr ax, ds | - | Conu de to es | I string | |
| 015E | 8ECO | | 420 | mov | es,ax | | 890 | | |
| 0160 | FC BO2B | | 421 | esta_bleshicld as | to I notweed at redmi | Time n | Set autoincrement mode | | |
| 0163 | FAC201 | | 422 | mov test | d1. MINUS | 12 2231 | Clear sign field Look for negative value | | |
| 0166 | F6C201 7402 | trautitu | 424 | tro protect jr | positive_result | | | | |
| 0149 | BOSD | | 425 | restor exect | 1 7-77 - Barrier 14 | | | | |
| 0100 | DOED | | 427 | 22 A 22 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | al./-/13-JAHRBW.ib noithers | | | | |
| 016A | ners | District No. | 428 | positive_resul | t: | | Bump string pointer past sign Turn off sign bit Wait for fbstp to finish CD byte value in use SCII character value eturn value CD mask = Ofh CD shift count = 4 SCII string field width CD field index | | |
| 016A | AA | | 429 | edi to test stock | | Service 13 | Bump string pointer past sig | D 3984 | |
| 016B | 80E2FE | | 431 | lay syngmob and | dl. not MINUS | 0.000.37 | Turn off sign bit | | |
| 016E | 9B | | 432 | suches wed fwait | 107474 | 48.04 | Wait for fbstp to finish | | |
| | | | 434 | Regi | ster usage: | | 980 0 | | |
| | | | 435 | 1 | ah: | BC | CD byte value in use | | |
| | | BUTAL TOTAL | 436 | now events | (a) al: | 0 5 AS | SCII character value | | |
| | | | 437 | A 10 IN 100 NEW 1 | ch: | BC | CD mask = Ofh | | |
| | | MATOR CO. 1 | 439 | ewolfs agont extr | nidalw or measur sel: | BI BO | CD shift count = 4 | | |
| | 252 | | 440 | coclest number re | respond the de si | AS | BCII string field width | | |
| | | | 442 | | ald in the managed | A C | DOTY -4-1 01-141-4 | | |
| | | | 443 444 | the second second | ds. | es: AS | SCII string rield pointer | | |
| | | | 444 | Remo | ve leading zeroes fro | m the I | number. | | |
| | | | 446 | , | | | | | |
| 016F | | | 447 | skip_leading_z | eroes: ah.bcd_byte[si] | | Get BCD byte Copy value Get high order digit Set zero flag | | |
| 016F | 8A62F0 | | 449 | vom Subtract on | ah.bcd_byte[si] | | Get BCD byte | | |
| 0172 | BAC4 | | 450 | d abus ingale mov | ah, bcd_byte[si] al, ah al, cl al, ch | 1 | Copy value | | |
| 0174 | 2205 | | 451 | present bos and | al, ch | , | Get high order digit Set zero flag | | |
| 0178 | 7516 | | 453 | 0111611 000 Jnz | enter_odd | - 41 | | o found | |
| 0174 | BACA TIT | | 454 | TOUGH STOT MAY | al, ah al, ch enter_even | 2.00 | Get BCD byte again Get low order digit Exit loop if non zero digit | | |
| 0170 | 2205 | | 456 | Topog and mov | al, ch | Liga | Get low order digit | | |
| 017E | | | 457 | is at reput jus | enter_even | 1 | Exit loop if non zero digit | found daid | |
| 0180 | 4E | | 459 | ere soldmod dec | si ged france | 61,7 | Decrement BCD index | | |
| 0181 | 79EC | | 460 | Jns | skip_leading_zeroes | appea | | 533d | |
| | | | 461 | Dana avoned The | significand was all z | ernes | | | |
| | | | | | | | | | |
| 0183 | B030 | | 464 | mov | px a non series aut | 7201 | Set initial zero | | |
| 0186 | 43 | | 466 | out saudinine le | Third and dulay a mi | # forgr | Bump string length | | |
| 0187 | EB16 | | 467 | d with a real hub. | short exit_with_val | ue | | | |
| | | | 469 | , Now | expand the BCD string | into (| digit per byte values 0-9 | | |
| | | | 470 | | | | | | |
| 0189 | | | | digit_loop: | | | | | |
| 0189 | 8A62F0 | | 473 | moo island_mov s | ah, bcd_byte[si] | mega | | | |
| 0180 | BAC4 | | 474 | you mov | al, ah | | 080 | | |
| OIRE | DEFR | | 475 | al Jing of | alici | to order to | Get high order digit | 933550 | |
| 0190 | | | 477 | ogenter_odd: | al. (0' | | 586 090 | ANDONA | |
| 0190 | 0430 | | 478 | 244 | 71 soz_vov_2002 | | Convert to ASCII | | |
| 0192 | AA | | | | | 12549 | Put digit into ASCII string | area | |
| 0193 | BAC4 | | 481 | The state of the s | | 1030 | Get low order digit | | |
| 0197 | 43 | | 482 | sweet fauthe and | al, chi add raw brown bx Agree at arude | | Bump field size counter | | |
| | | | 484 | | | | | | |
| 0198 | | | 485 | enter_even: | | | TOU THE LOT | | |
| 0198 | 0430 | | 407 | tieler test add | al. "0" al ded_ 1900q | most | Convert to ASCII | | |
| 019A | AA 42 | | 488 | 41 9100 offstosb | bx +4001 32 | 46905 | Convert to ASCII Put digit into ASCII area Bump field size counter Go to next BCD byte | | |
| 0176 | 4E 1488 | | 499 | and drawnoddec | 51 H901.18 | 7.197 | Go to next BCD bute | | |
| 019D | 79EA | | 491 | jns | digit_loop | | 1000 | | |
| | | | 492 | THE PROPERTY OF | ersion complete Set | the et | tring size and remainder. | | |
| | | | 494 | , | | | | | |
| 019F | | | 495 496 | exit_with_valu | | | | | |
| 019F | 8B7E0A | | 496 | vomment area mov | di,size_ptr word ptr [di],bx | | | | |
| 01A2 | 891D | | 498 | mov | word ptr [di], bx | | 1 106 | | |
| 01A4 01A6 | | | 499 | mov | exit_proc | CONTRACTOR AND ADDRESS OF | Set return value | | |
| - 170 | _,,,,,, | | 501 | | | | | | |
| | | | 502 | floating_to_as | cii endp | | _frevoca EDA | | |
| | | | 503 | code | ends end sy bad | | | | |
| | | | | | | | 411 | | |
| ASSEM | BLY COMPL | ETE, NO | WARNINGS | NO ERRORS | saur CDE erors est | HIINA XIDEA | | | |
| | | | | | | | | | |

Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)

4-12






Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)






Figure 4-6. Floating-Point to ASCII Conversion Routine (Cont'd.)

Function Partitioning

Three separate modules implement the conversion. Most of the work of the conversion is done in the module FLOATING_TO_ASCII. The other modules are provided separately, because they have a more general use. One of them, GET_POWER_10, is also used by the ASCII to floating-point conversion routine. The other small module, TOS_STATUS, will identify what, if anything, is in the top of the numeric register stack.



Implementing each of these three steps requires attention to detail. T. Ronsiderations of

Care is taken inside the function to avoid generating exceptions. Any possible numeric value will be accepted. The only exceptions possible would occur if insufficient space exists on the numeric register stack.

The value passed in the numeric stack is checked for existence, type (NaN or infinity), and status (unnormal, denormal, zero, sign). The string size is tested for a minimum and maximum value. If the top of the register stack is empty, or the string size is too small, the function will return with an error code.

Overflow and underflow is avoided inside the function for very large or very small numbers.

Special Instructions

The functions demonstrate the operation of several numeric instructions, different data types, and precision control. Shown are instructions for automatic conversion to BCD, calculating the value of 10 raised to an integer value, establishing and maintaining concurrency, data synchronization, and use of directed rounding on the NPX.

Without the extended precision data type and built-in exponential function, the double precision accuracy of this function could not be attained with the size and speed of the shown example.

The function relies on the numeric BCD data type for conversion from binary floating-point to decimal. It is not difficult to unpack the BCD digits into separate ASCII decimal digits. The major work involves scaling the floating-point value to the comparatively limited range of BCD values. To print a 9-digit result requires accurately scaling the given value to an integer between 10⁸ and 10⁹. For example, the number +0.123456789 requires a scaling factor of 10⁹ to produce the value +123456789.0, which can be stored in 9 BCD digits. The scale factor must be an exact power of 10 to avoid to changing any of the printed digit values.

These routines should exactly convert all values exactly representable in decimal in the field size given. Integer values that fit in the given string size will not be scaled, but directly stored into the BCD form. Noninteger values exactly representable in decimal within the string size limits will also be exactly converted. For example, 0.125 is exactly representable in binary or decimal. To convert this floating-point value to decimal, the scaling factor will be 1000, resulting in 125. When scaling a value, the function must keep track of where the decimal point lies in the final decimal value.

Description of Operation

Converting a floating-point number to decimal ASCII takes three major steps: identifying the magnitude of the number, scaling it for the BCD data type, and converting the BCD data type to a decimal ASCII string.

Identifying the magnitude of the result requires finding the value X such that the number is represented by $I*10^x$, where $1.0 \le I \le 10.0$. Scaling the number requires multiplying it by a scaling factor 10^s , so that the result is an integer requiring no more decimal digits than provided for in the ASCII string.

Once scaled, the numeric rounding modes and BCD conversion put the number in a form easy to convert to decimal ASCII by host software.

Implementing each of these three steps requires attention to detail. To begin with, not all floating-point values have a numeric meaning. Values such as infinity, indefinite, or Not a Number (NaN) may be encountered by the conversion routine. The conversion routine should recognize these values and identify them uniquely.

Special cases of numeric values also exist. Denormals, unnormals, and pseudo zero all have a numeric value but should be recognized, because all of them indicate that precision was lost during some earlier calculations.

Once it has been determined that the number has a numeric value, and it is normalized setting appropriate unnormal flags, the value must be scaled to the BCD range.

Overflow and underflow is avoided inside the function for very large or very small numbers.

Scaling the Value

To scale the number, its magnitude must be determined. It is sufficient to calculate the magnitude to an accuracy of 1 unit, or within a factor of 10 of the given value. After scaling the number, a check will be made to see if the result falls in the range expected. If not, the result can be adjusted one decimal order of magnitude up or down. The adjustment test after the scaling is necessary due to inevitable inaccuracies in the scaling value.

Because the magnitude estimate need only be close, a fast technique is used. The magnitude is estimated by multiplying the power of 2, the unbiased floating-point exponent, associated with the number by log₁₀2. Rounding the result to an integer will produce an estimate of sufficient accuracy. Ignoring the fraction value can introduce a maximum error of 0.32 in the result.

Using the magnitude of the value and size of the number string, the scaling factor can be calculated. Calculating the scaling factor is the most inaccurate operation of the conversion process. The relation $10^{x}=2^{**}(X^{*}log_{2}10)$ is used for this function. The exponentiate instruction (F2XM1) will be used.

Due to restrictions on the range of values allowed by the F2XM1 instruction, the power of 2 value will be split into integer and fraction components. The relation $2^**(I + F) = 2^**I * 2^**F$ allows using the FSCALE instruction to recombine the 2^**F value, calculated through F2XM1, and the 2^**I part.

Noninteger values enactly representable in decimal within the string size in partial NI YOARUDDANI converted. For example, 0.125 is exactly representable in binary or decimand partial partia

The inaccuracy of these operations arises because of the trailing zeros placed into the fraction value when stripping off the integer valued bits. For each integer valued bit in the power of 2 value separated from the fraction bits, one bit of precision is lost in the fraction field due to the zero fill occurring in the least significant bits.

Up to 14 bits may be lost in the fraction because the largest allowed floating point exponent value is $2^{14}-1$.

AVOIDING UNDERFLOW AND OVERFLOW

The fraction and exponent fields of the number are separated to avoid underflow and overflow in calculating the scaling values. For example, to scale 10^{-4932} to 10^8 requires a scaling factor of 10^{4950} , which cannot be represented by the NPX.

By separating the exponent and fraction, the scaling operation involves adding the exponents separate from multiplying the fractions. The exponent arithmetic will involve small integers, all easily represented by the NPX.

4-16 122164-001



FINAL ADJUSTMENTS

Output Format

For maximum flexibility in output formats, the position of the decimal point is indicated by a binary integer called the power value. If the power value is zero, then the decimal point is assumed to be at the right of the rightmost digit. Power values greater than zero indicate how many trailing zeros are not shown. For each unit below zero, move the decimal point to the left in the string.

The last step of the conversion is storing the result in BCD and indicating where the decimal point lies. The BCD string is then unpacked into ASCII decimal characters. The ASCII sign is set corresponding to the sign of the original value.

TRIGONOMETRIC CALCULATION EXAMPLES

The 80287 instruction set does not provide a complete set of trigonometric functions that can be used directly in calculations. Rather, the basic building blocks for implementing trigonometric functions are provided by the FPTAN and FPREM instructions. The example in figure 4-7 shows how three trigonometric functions (sine, cosine, and tangent) can be implementing using the 80287. All three functions accept a valid angle argument between -2^{62} and $+2^{62}$. These functions may be called from PL/M-286, Pascal-286, FORTRAN-286, or ASM286 routines.

These trigonometric functions use the partial tangent instruction together with trigonometric identities to calculate the result. They are accurate to within 16 units of the low 4 bits of an extended precision value. The functions are coded for speed and small size, with tradeoffs available for greater accuracy.

FPTAN and FPREM

These trigonometric functions use the FPTAN instruction of the NPX. FPTAN requires that the angle argument be between 0 and $\pi/4$ radians, 0 to 45 degrees. The FPREM instruction is used to reduce the argument down to this range. The low three quotient bits set by FPREM identify which octant the original angle was in.

One FPREM instruction iteration can reduce angles of 10^{18} radians or less in magnitude to $\pi/4!$ Larger values can be reduced, but the meaning of the result is questionable, because any errors in the least significant bits of that value represent changes of 45 degrees or more in the reduced angle.





Cosine Uses Sine Code

To save code space, the cosine function uses most of the sine function code. The relation $\sin(|A| + \pi/2) = \cos(A)$ is used to convert the cosine argument into a sine argument. Adding $\pi/2$ to the angle is performed by adding 0.02 to the FPREM quotient bits identifying the argument's octant.

It would be very inaccurate to add $\pi/2$ to the cosine argument if it was very much different from $\pi/2$.

Depending on which octant the argument falls in, a different relation will be used in the sine and tangent functions. The program listings show which relations are used.

For the tangent function, the ratio produced by FPTAN will be directly evaluated. The sine function will use either a sine or cosine relation depending on which octant the angle fell into. On exit, these functions will normally leave a divide instruction in progress to maintain concurrency.

If the input angles are of a restricted range, such as from 0 to 45 degrees, then considerable optimization is possible since full angle reduction and octant identification is not necessary.

not shown. For each unit below zero, move the decimal point to the left in the string

All three functions begin by looking at the value given to them. Not a Number (NaN), infinity, or empty registers must be specially treated. Unnormals need to be converted to normal values before the FPTAN instruction will work correctly. Denormals will be converted to very small unnormals that do work correctly for the FPTAN instruction. The sign of the angle is saved to control the sign of the result.

Within the functions, close attention was paid to maintain concurrent execution of the 80287 and host. The concurrent execution will effectively hide the execution time of the decision logic used in the program.

```
iAPX286 MACRO ASSEMBLER
                         80287 Trianometric Functions
                                                                                10:13:51 09/25/83 PAGE 1
   SERIES-III 1APX286 MACRO ASSEMBLER X108 ASSEMBLY OF MODULE TRIG_FUNCTIONS
   OBJECT MODULE PLACED IN :F3: TRIG OBJ
ASSEMBLER INVOKED BY: ASM286.86 :F3: TRIG AP2
  LOC DBJ
                           1 +1 $title("80287 Trignometric Functions")
                                                        6 Reserve local space
                                              stackseg
                                              record res1: 1, cond3: 1, top: 3, cond2: 1, cond1: 1, cond0: 1, res2: 8
                          10 code and to segment er public Tan and own anothernal ordemonographes of
sistruction is used to reduc
                             M; STA Define local constants. O snaibar 4/m bns O noswied od ins.nugr
                             ne argument down to this range. The low three quotient, bits set by FPRI
                                                    3FFEC90FDAA22168C235R ; PI/4
  0000 35C26B21A2DA0F
                          16
                                pi_quarter
                           17 indefinite
18 +1 $eject
  000A 0000COFF
                                                     OFFCOOOOOR
                                                                         ; Indefinite special value
one FPREM instruction iteration can reduce angles of 10th radians or less in magnitude to m/4! Large
```

slans bount Figure 4-7. Calculating Trigonometric Functions with the atid machinesis






Figure 4-7. Calculating Trigonometric Functions (Cont'd.)

```
IAPY284 MACRO ASSEMBLER 80287 Trionometric Functions
                                                                                                                              10:13:51 09/25/83 PAGE 3
                                                    LINE
LOC OR I
                                                                                      fstprefist(0): ditfuordes sidT
fld1 E at at signs eat .neiter
ret im or electrone el stuest may
                                                                                                                                                                    ; Remove O
 0021 DDD0
                                                      115
                                                                                                                                                                    : Patunn 1
                                                      117
                                                                                       All work is done as a sine function. By adding PI/2 to the angle a cosine is converted to a sine. Of course the angle addition is not done to the argument but rather to the program logic control values.
                                                       120
                                                                                                                                                                     ; Entry point for sine function
 0034
                                                        122
                                                        177
                                                                                                                                                                  ; Look at the parameter
; Look at fxam status
; Get PI/4 value
; CF = CO, PF = C2, ZF = C3
                                                                                      fxam issa signs sasissb
fstsw ax sales bas
 0034 SBDEED
                                                        125
                                                                                       fstsw ax
  0039 2EDB2E0000
                                                                             fld
sabf
                                                                                                      pi_quarter
 OUSE OF
                                                       127
                                                                 jc funny_parameter
 003F 7249
                                                                                                                                                                  . Jump if empty. NAN. or infinity
                                                       128
                                                                                            Angle is unnormal, normal, zero, or denormal.
                                                        130
                                                        131
                                                               exch

mov cl.O

jpo sine_zero_unnormal
 0041 D9C9
                                                                                                                                                                    ; Signal sine
; Jump if zero or unnormal
 0043 B100
                                                        133
                                                      inspace is a sine_iero_unnormal in Jump if zero or unnormal inspace is a sine_iero_unnormal in denormal value. Both will work.

ST(0) is either a normal or denormal value. Both will work.

Use the fprem instruction to accurately reduce the range of the given in a sine in one shot. The angle is too big to be meaningful, > 2**62 in angle in one shot. The angle is too big to be meaningful, > 2**62 in angle in one shot. The angle is too big to be meaningful, > 2**62 in angle in one shot. The angle is too big to be meaningful, > 2**62 in angle in one shot. The angle given in angle in angle given in angle in angle given in angle given
                                                       134
135
                                                                                     ofpremana palsa so soleon an ente
 0047 D9F8
                                                                                                                                                                      ; Reduce angle
                                                                                                                                                                      Reduce angle
Note that fprem will force a
idenormal to a very small unnormal
Fptan of a very small unnormal
                                                       144
                                                      ; Fptan of a very small unnormal; will be the same very small; unnormal, which is correct.; Save old status in BX; Check if reduction was complete; Quotient in CO.C3.C1
                                                       149
150 -4\19)min (E (S)ano (S (R)min (1
                                                                     xchg ax.bx
                                                       151
                                                       153
 0045 53
                                                                                       xchg ax, bx
test bh, high (mask cond2)
                                                                                                                                                                      ; Put new status in bx
; sin(2*N*PI+x) = sin(x)
 004E F6C704
0051 7544
                                                       156
                                                                                       jnz angle_too_big
                                                                                       Set sign flags and test for which eighth of the revolution the angle fell into.
                                                       158
                                                                                       Assert: -PI/4 < st(0) < PI/4
                                                                                                                                                          ; Force the argument positive
; condl bit in bx holds the sign
; Test for sine or cosine function
Jump if sine function
 0053 D9E1
                                                       164
 0055 OAC9
0057 740F
                                                                                                       sine_select
                                                       167
                                                                                       This is a cosine function. Ignore the original sign of the angle and add a quarter revolution to the octant id from the fprem instruction. \cos(A) = \sin(A+F)L^2) and \cos(A) = \cos(A)
                                                        169
                                                        170
                                                                                                       ah, not high (mask cond1)
                                                       172
                                                                                                                                                                      ; Turn off sion of aroument
 005C 80CF80
                                                                                                      bh. 80Hanta mater the
                                                                                                                                                                       Prepare to add 010 to CO.C3.C1
                                                                                                                                                                   Prepare to add 010 to CO.CG.CT:
status value in ax
Set busy bit so carry out from
CG will go into the carry flag
Extract carry flag
Put carry flag in low bit
Add carry to CO not changing
C1 flag
                                                                                                       bh, high (mask cond3)
                                                                                                       al, 0
al, 1
 0062 3000
 0064 DODO
                                                                                                       bh.al women on az ergon
                                                                                       YOT
                                                       1.80
                                                       182
                                                                                          See if the argument should be reversed, depending on the octant in
                                                                                      which the argument fell during fprem.
                                                       184
0068
                                                                       sine_select:
                                                      186
                                                                                                      bh.high(mask cond1) ; Reverse angle if C1 = 1
 0068 FAC702
                                                       188
                                                                                      12
                                                       189
                                                                                       Angle was in octants 1, 3, 5, 7
                                                                                                      short do_sine_fptan
 192
                                                                                                                                                                   ; Invert sense of rotation
                                                                                                                                                                     ; 0 < arg <= PI/4
                                                       195
                                                                                          Angle was in octants 0, 2, 4, 6.
                                                                                    Test for a zero argument since fptan will not work if st(0) = 0
0071 ANIA m (1300 asigna
                                                      198
                                                                     no_sine_reverse:
 0071 D9E4
                                                                                      ftst
                                                      200
                                                                                                                                                                     ; Test for zero angle
0073 91
0074 9BDFE0
                                                                                       xchg ax, cx tonnu ma el alone
                                                                                                   ax
ax,cx
st(1)
                                                      202
                                                                                       fstsw
                                                      203
 0077 91
                                                                                       xchg
 0078 DDD9
                                                                                       fstp
 007A F6C540
                                                      205
                                                                                                       ch, high (mask cond3)
                                                                                                                                                                      ; If C3=1, argument is zero
                                                                                                      sine_argument_zero
 007D 7514
```

Figure 4-7. Calculating Trigonometric Functions (Cont'd.)

4-20








Figure 4-7. Calculating Trigonometric Functions (Cont'd.)




Figure 4-7. Calculating Trigonometric Functions (Cont'd.)



```
iAPX286 MACRO ASSEMBLER
                                           80287 Trignometric Functions
                                                                                                                                                         10:13:51 09/25/83 PAGE
LOC OBJ
                                            LINE
                                                           SUIBCE
                                              397
398
399
00E9 E83300
                                                                        call
                                                                                     normalize_value
tan_normal
                                                                        Jmp
OOFF
                                              400
                                                           tan angle zero:
                                              401
                                              401
402
403
404
OOEE C3
                                                                           Angle fell in octants 0,2,4,6. Test for st(0) = 0, fotan won't work.
                                              405
406
                                                           no_tan_reverse:
                                             407
408
409
410
411
412
413
414
415
416
417
00EF D9E4
00F1 91
00F2 9BDFE0
00F5 91
00F6 DDD9
00F8 F6C540
                                                                                                                                           ; Test for zero angle
                                                                         xchg
                                                                                     ax, cx
                                                                        fstsw
                                                                                                                                           i C3 = 1 if st(0) = 0
                                                                                      ch, high (mask cond3)
                                                                         test
OOFB 7515
                                                                        Jnz
                                                                                      tan_zero
OOFD
                                                           do_tangent:
OOFD D9F2
                                              418
419
420
421
422
423
424
425
426
427
430
431
432
433
434
436
437
                                                                                                                                           : tan ST(0) = ST(1)/ST(0)
                                                                        fotan
OOFF
                                                           after_tangent:
                                                                        Decide on the order of the operands and their sign for the divide operation while the fptan instruction is working.
                                                                                     al,bh ; Get a copy of fprem C3 flag ax.mask cond1 + high(mask cond3); Examine fprem C3 flag and ; FXAM C1 flag bh.high(mask cond1 + mask cond3); Use reverse divide if in ; octants 1,2 5.6
00FF 8AC7
0101 254002
                                                                        mov
0104 F6C742
                                                                                                                                           ; octants 1,2,5,6
; Note! parity works on low
; 8 bits only!
0107 7BOD
                                                                                     reverse_divide
                                                                        Jpo
                                                                        Angle was in octants 0,3,4,7.
Test for the sign of the result. Two negatives cancel.
0109 0AC4
010B 7A02
                                                                                     al,ah
positive_divide
                                              438
439
440
441
442
443
444
445
446
447
448
449
450
451
010D D9E0
                                                                                                                                           ; Force result negative
010F
                                                           positive_divide:
010F DEF9
0111 C3
                                                                                                                                           ; Form result ; Ok to leave fdiv running
                                                                        ret
0112
                                                           tan zero:
0112 D9E8
0114 EBE9
                                                                                                                                           ; Force 1/0 = tan(PI/2)
                                                                                     after_tangent
                                                                        Jmp
                                                                        Angle was in octants 1, 2, 5, 6.
Set the correct sign of the result.
                                              452
453
454
455
                                                           reverse_divide:
0116 0AC4
                                             456
457
458
459
460
461
462
463
464
465
466
467
470
471
472
473
474
475
                                                                                     al.ah
positive_r_divide
011A D9E0
                                                                        fchs
                                                                                                                                          ; Force result negative
0110
                                                           positive_r_divide:
011C DEF1
011E C3
                                                                                                                                           ; Form reciprocal of result ; Ok to leave fdiv running
                                                           tangent endp
                                                                        This function will normalize the value in st(0). Then PI/4 is placed into st(1).
011F
                                                           normalize_value:
011F D9E1
0121 D9F4
0123 D9E8
                                                                        fabs
                                                                                                                                          ; Force value positive
; 0 <= st(0) < 1
; Get normalize bit
; Normalize fraction
; Restore original value
; Form original value
; Form original normalized value
; Remove scale factor
; Get PI/4
                                                                                                                                           ; Force value positive
                                                                         fxtract
                                                                        fld1
                                             476
477
478
479
0125 DCC1
                                                                                     st(1), st
0127 DEE9
0129 D9FD
0128 DDD9
012D 2EDB2E0000
                                                                        fscale
                                                                        fstp
                                                                                     st(1)
                                              480
                                                                                     pi_quarter
                                              480
481
482
483
0132 D9C9
                                              484
                                                           code
                                                                        ends
end
                                             485
ASSEMBLY COMPLETE, NO WARNINGS,
```

Figure 4-7. Calculating Trigonometric Functions (Cont'd.)

| BOWN DENGENRO 18 51101 | | | BORBY Trign | |
|--|------------------------------|----------------|----------------|----------|
| | | | | |
| | | | | |
| | normalite_value | | | 000083 2 |
| | Leaven_nor | | | |
| | | nugle_rero: | 399 400 tan | |
| | | -0.482 01 Sus" | | |
| | | 200 | | |
| .A. d. Test for still) - 1 ptan won't work | | | | |
| | | | | |
| | | :errever_mail | | |
| elgna evez vot dest i | | 2227 | 864 | |
| 0 = (0): 1: 1 = 60 : | 12188 | gdox | 409 | |
| 0 - 10/37 1/ 1 - 6/3 1 | 20.76 (1)02 | uarat uchg | | |
| Remove CVA | att): ch.vigh(mess cond3) | | 418 | |
| | | | 010 | |
| | | | 415 | |
| | | tangents | _00 014 T14 | |
| (0)TE((1)/E = (0)TE out : | | nates | | |
| | | :Sumposed_re | 420 a4s | |
| | | | | |
| e operands and their sinn for the fitvide netruckion is working. | of the order of the | | | |
| | | | 424 | |
| pelf CD manyf to 200 a 500 a and gelf CD manyl colored a ((Chess Seem)) may be shown as a colored a colored and a act of shown as a colored and a colored and a men or arms are constrained. | at its | bos | 425 | |
| gary co ment states treated against | | | | |
| nt 91 shive never sau (Chas asses | Dr. Nightmask condl | 3 = 5 7 | 128 | H FECTAR |
| wol an warra barran fara in | ablvib_erraver | 861 | | |
| t B bate onig! | | | 431 | |
| | use in octants 0.3- | Angle | | |
| sult. Two engalives carrai. | of the sign of the wa | of feet | | |
| | 60.14 | | | ACAD P |
| | stivit_svilleng | 951 | 437 | SOAT H |
| Force carlt negative | | 2004 | | |
| | | | | |
| | | Apintp_cold: | 441 205 | |
| florer mep? a | | vibt | 644 | \$332 N |
| gertamon with a real of 40 a | | 207 | | |
| | | 0.797 | | |
| Furce () - sun(PLAS) | | | 447 | |
| 1,000,17100, 1,1,000,11 | drouned_torks | | | |
| | Sil someton ni sam | v Frank | 450 : | |
| .ploser | off to make duprion | edi feli | 650 | |
| | | | 1 000 | |
| | | :mpivib_eeto | 458 458 | |
| | de la | | | |
| | apintp_1_anition | 4.61 | | SOAT 0 |
| i Ferce result negative | | 2455 | 657 | 0890 A |
| | | IVIb_t_svici | 460 461 pes | |
| | | | | |
| Fluer to lasons, or mrs : | | 20159 201 | 465 | |
| | | | | |
| | | qbns dnag | 466 kan | |
| ize the value in stich | function will normal | Then | 1-864 | |
| (1) | te oras becel sate 65 | Then PI | | |
| | | sulav_szilas | 471 non | |
| | | e dat | 472 | 1390 3 |
| i Force valve positive r 0 (m pilo) < 1 r deb moraniste bit | | | | 1 DALE |
| did ettinaten deb s | | 1517 | 475 | |
| | \$8.01170 | bbst | 478 | |
| A Refere original value Fere or care in measures value I menova scale septor 1 Menova scale septor 1 Met Phil | | risora | | |
| Tolland place evenue 1 | (1)fe | P140 | | |
| | THE THUP, 24 | 8317 | | |
| | | 200 | 483 | EG A) |
| | | | 484 500 | |
| | | | | |
| | | | | |

Figure 4-7. Calculating Trigonometric Functions (Cont'd.)

Appendix Machine Instruction Encoding And Decoding

A

Appendix Machine Instruction Encoding And Decoding

WACHINE INSTRUCTION ENCODING AND DECODING

Machine instructions for the 80287 come in one of five different forms as shown in table A-1. In all cases, the instructions are at least two bytes long and begin with the bit pattern 11011B, which identifies the ESCAPE class of instructions. Instructions that reference memory operands are encoded much like similar CPU instructions, because all of the CPU memory-addressing modes may be used with ESCAPE instructions.

Note that several of the processor control instructions (see table 2-11 in Chapter Two) may be preceded by an assembler-generated CPU WAIT instruction (encoding: 10011011B) if they are programmed using the WAIT form of their mnemonics. The ASM286 assembler inserts a WAIT instruction only before these specific *processor control* instructions—all of the *numeric* instructions are automatically synchronized by the 80286 CPU and an explicit WAIT instruction, though allowed, is not necessary.

Table A-1. 80287 Instruction Encoding

| l | | les L | ower | -Ad | dress | ed By | te | | (b),(c | Higher-Addressed Byte | | | | 0, 1, or 2 bytes |
|---|---|-------|------|--------|-------|-------|-----|--------|--------|-----------------------|----|------|-----|------------------------------|
| | 1 | 1,9 | 0 | a 1 | 1 | OF | P-A | ini-qa | M | OD | 1 | ОР-В | R/M | DISPLACEMENT |
| | 1 | 10 | 0 | 8 1 | 1 | FOR | MAT | OF | -A M | OD | | OP-B | R/M | DISPLACEMENT |
| | 1 | 1 | 0 | 2 1 | 1 | R | Р | OP- | A 1 | 1 | | OP-B | REG | 08 1101 1000 |
| | 1 | 1(| 0 | a 1 | , t | 0 | 0 | 1 | 1 | 1 | -1 | OREG | OP | 08 1101 1000 08 1101 1000 |
| | 1 | 1 | 0 | g 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | OREG | OP | 000 retr 800 |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 3 | 2 1 | 7101 1007 |

NOTES:

OP, OP-A, OP-B: Instruction opcode, possibly split into two fields.

MOD: Same as 80286 CPU mode field.

R/M: Same as 80286 CPU register/memory field.

FORMAT: Defines memory operand

00 = short real

01 = short integer

10 = long real

11 = word integer

R: 0 = return result to stack top

1 = return result to other register

P: 0 = do not pop stack

1 = pop stack after operation

⁽¹)Memory transfers, including applicable processor control instructions; 0, 1, or 2 displacement bytes may follow.

⁽²⁾Memory arithmetic and comparison instructions; 0, 1, or 2 displacement bytes may follow.

⁽³⁾Stack arithmetic and comparison instructions.

⁽⁴⁾Constant, transcendental, some arithmetic instructions.

⁽⁵⁾Processor control instructions that do not reference memory.

| 1st Byte nosweet as ASM286 | | | | ASM286 Instruction | |
|-------------------------------|--------------|-----------------------|--|--|-----|
| Hex | Binary | 2nd Byte 8 and | Bytes 3, 4 B bat | _ | |
| DC | 1101 1100 | 1101 1REG | 10 1101 | | 90 |
| DC | 1101 1100 | 1110 OREG | 10 1110 | FOLID OTO OT | |
| DC | 1101 1100 | 1110 1REG | 10 1111 | THE RESERVE OF THE PARTY OF THE | |
| DC | 1101 1100 | 1111 OREG | 0000 1 | EDU (OT() OT | |
| DC | 1101 1100 | 1111 1REG | 11 0001 | 1001 1001 | |
| DD | 1101 1101 | MOD00 0R/M | (disp-lo),(disp-hi) | The second second second | |
| DD | 1101 1101 | MODOO 1R/M | (disp-10),(disp-111) | | |
| DD | 1101 1101 | MOD01 0R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101 | MOD01 1R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101 | MOD10 0R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101 | MOD10 1R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101XS | MOD11 0R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101 80 | MOD11 1R/M | (disp-lo),(disp-hi) | | |
| DD | 1101 1101 | 1100 OREG | (disp 10),(disp 111) | | |
| DD | 1101 1101 | | 11 1100 | 111111111111111111111111111111111111111 | |
| DD | 1101 1101 A | 1101 OREG | 1011 | (1) | |
| DD | 1101 1101 | | 1 -711 1 | 101 | |
| DD | 1101 1101 | AF7111 (id-qaib),(of- | gaib) M\A0 0000 | reserved | |
| DE | 1101 1110 | MODOO OR/M | (disp-lo),(disp-hi) | FIADD word-integer | |
| DE | 1101 1110 | MODO0 1R/M | (disp-lo),(disp-hi) | FIMUL word-integer | |
| DE | 1101 1110 | MOD01 0R/M | (disp-lo),(disp-hi) | FICOM word-integer | |
| DE | 1101 1110 | MODO1 1R/M | (disp-lo),(disp-hi) | FICOMP word-integer | |
| DE | 1101 1110 | MOD10 0R/M | (disp-lo),(disp-hi) | FISUB word-integer | |
| DE | 1101 1110 | MOD10 0R/M | (disp-lo),(disp-hi) | FISUBR word-integer | |
| DE | 1101 1110 | MOD11 0R/M | (disp-lo),(disp-hi) | FIDIV word-integer | 40 |
| DE | 1101 1110 | MOD11 1R/M | (disp-lo),(disp-hi) | FIDIVR word-integer | |
| DE | 1101 1110 | 1100 OREG | | FARRE OTO OT | |
| DE | 1101 1110 | 1100 1REG | 0000 1R/M (disp 0001 08/M (disp | FAMILE OTO OT | |
| DE | 1101 1110 | 1101 0 | 0001 0R/M (disp 0001 1R/M (disp | THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TRANSPORT NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TRANSPORT NAMED IN COLUMN TWO IS NAMED IN COL | |
| DE | 1101 1110 | 1101 1000 | gaib) M\A0 0100 | | |
| DE | 1101 1110 | | dalp) W/UL 0100 | | |
| DE | 1101 1110 | | daip) W/40 ttdc | | |
| DE | 1101 1110 9 | | geib) M\Ar rrqc | | |
| DE | 1101 1110 | | 1 | | |
| DE | 1101 1110 | | 10 0000 | | |
| DE | 1101 1110 | 91111 OREG | 10 0001 | | |
| DE | 1101 1110 | 1111 1REG | 10 0010 | FDIVRP ST(i),ST | |
| DF | 1101 1111 | MOD00 0R/M | (disp-lo),(disp-hi) | FILD word-integer | |
| DF | 1101 1111 | MOD00 1R/M | (disp-lo),(disp-hi) | reserved | |
| DF | 1101 1111 | MOD01 0R/M | (disp-lo),(disp-hi) | FIST word-integer | |
| DF | 1101 1111 | MOD01 1R/M | (disp-lo),(disp-hi) | FISTP word-integer | |
| DF | 1101 1111 | MOD10 0R/M | (disp-lo),(disp-hi) | FBLD packed-decin | nal |
| DF | 1101 1111 | MOD10 1R/M | (disp-lo),(disp-hi) | FILD long-integer | |
| DF | 1101 1111 | MOD11 0R/M | (disp-lo),(disp-hi) | FBSTP packed-decin | nal |
| DF | 1101 1111 | MOD11 1R/M | (disp-lo),(disp-hi) | FISTP long-integer | |
| DF | 1101 1111 | 1100 OREG | gaib) I M\RI 010C | *(6) | |
| DF | 1101 1111 | 1100 1REG | QBID) M\AO frOC | *(7) | |
| DF | 1101 1111 | 1101 OREG | OD11 1R/M (disp | *(0) | |
| DF | 1101 1111 | 1101 1REG | OD OREG | (9) 0011 1011 | |
| DF | Te1101 1111 | 1110 000 | OD IREG | FSTSW AX | |
| DF | 1101 1111 | 1111 XXX | ON OREG | | |





Table A-2. Machine Instruction Decoding Guide (Cont'd.)

| | 1st Byte | | ASM286 Instruction | | |
|------|-------------|----------------------|--|---|----|
| Hex | Binary | 2nd Byte | Bytes 3, 4 | Format | or |
| D9 | 1101 1001 | 1110 1101 | Part of the Control o | FLDLN2 | 30 |
| D9 | 1101 1001 | 1110 1110 | DERT IN | FI D/ | |
| D9 | 1101 1001 | 1110 1111 | 10 OREG | reserved | |
| D9 | 1101 1001 | 1111 0000 | 10 1REG | | |
| D9 | 1101 1001 | 1111 0001 | DERO II | FYL2X | |
| D9 | 1101 1001 | 1111 0010 | I IREG | FPTANOTTOTT | |
| D9 | 1101 1001 | F1111 (#-0011 (c) | ODOD OR/M (disp- | FPATAN TOTAL | |
| D9 | 1101 1001 | 1111 0100 | DOO 1R/M | FXTRACT | |
| D9 | 1101 1001 | 31111 (0101 (| DO1 OR/M (disp- | reserved | |
| D9 | 1101 1001 | 1111 0110 | DO1 1R/M (disp- | | |
| D9 | 1101 1001 | 71111 (0111 (| gsib) M\A0 01Q | | |
| D9 | 1101 1001 | 1111 1000 | Opto 1R/M (disp- | | |
| D9 | 1101 1001 | 3 1111 (4 1001 (| D11 OR/M (disp- | | |
| D9 | 1101 1001 | 1111 1010 | D11 1R/M disp | | |
| D9 | 1101 1001 | 1111 1011 | OO OREG | | |
| D9 | 1101 1001 | 1111 1100 | DERI O | | |
| D9 | 1101 1001 | 1111 1101 | OREG I | | |
| D9 | 1101 1001 | 1111 111- | 0370 | · | |
| DA | 1101 1010 | MOD00 0R/M | (disp-lo),(disp-hi) | FIADD short-integer | |
| DA | 1101 1010 | MOD00 1R/M | (disp-lo),(disp-hi) | FIMUL short-integer | |
| DA | 1101 1010 | MOD01 0R/M | (disp-lo),(disp-hi) | FICOM short-integer | |
| DA | 1101 1010 | MOD01 1R/M | (disp-lo),(disp-hi) | FICOMP short-integer | |
| DA | 1101 1010 | MOD10 0R/M | (disp-lo),(disp-hi) | FISUB short-integer | |
| DA | 1101 1010 | MOD10 1R/M | (disp-lo),(disp-hi) | FISUBR short-integer | |
| DA | 1101 1010 | MOD11 0R/M | (disp-lo),(disp-hi) | FIDIV short-integer | |
| DATE | 1101 1010 | MOD11 1R/M | (disp-lo),(disp-hi) | FIDIVR short-integer | |
| DA | 1101 1010 | 11-1 (in-qeib).(o | delo) | reserved | |
| DB | 1101 1011 | MODOO OR/M | (disp-lo),(disp-hi) | FILD short-integer | 30 |
| DB | 1101 1011 | MOD00 1R/M | (disp-lo),(disp-hi) | reserved | |
| DB | 1101 1011 | MOD01 0R/M | (disp-lo),(disp-hi) | FIST short-integer | E. |
| DB | 1101 1011 | MOD01 1R/M | (disp-lo),(disp-hi) | FISTP short-integer | |
| DB | 1101 1011 | MOD10 0R/M | (disp-lo),(disp-hi) | reserved | |
| DB | 1101 1011 | MOD10 1R/M | (disp-lo),(disp-hi) | | |
| OB | 1101 1011 | MOD11 0R/M | (disp-lo),(disp-hi) | | |
| OB | 1101 1011 | MOD11 1R/M | (disp-lo),(disp-hi) | | |
| OB | T21101 1011 | 110 | D380 0 | | |
| OB | T 1101 1011 | 1110 0000 | 10 1886 | | |
| OB | 1101 1011 | 1110 0001 | 0380 1 | | |
| OB | 1101 1011 | 1110 0010 | IN TREG | | |
| OB | 1101 1011 | 1110 0011 | -gaib) MNA0 0000 | PROF. D. S. | |
| OB | 1101 1011 | 1110 0100 | -gaib) M\R1 000C | | |
| OB. | 1101 1011 | 1110 1 | -gaib) M\A0 r000 | reserved | |
| OB | 1101 1011 | 2:31111 (in-qaio),(o | neibi Mist more | reserved | |
| OC . | 1101 1100 | MOD00 0R/M | (disp-lo),(disp-hi) | EARL III | |
| OC | 1101 1100 | MOD00 1R/M | (disp-lo),(disp-hi) | FMUL long-real | |
| OC . | 1101 1100 | MOD01 0R/M | (disp-lo),(disp-hi) | FCOM long-real | |
| OC | 1101 1100 | MOD01 1R/M | (disp-lo),(disp-hi) | FCOMP lane week | |
| OC 1 | 1101 1100 | MOD10 0R/M | (disp-lo),(disp-hi) | ECLID long rool | |
| OC | 1101 1100 | MOD10 1R/M | (disp-lo),(disp-hi) | ESLIPP long roal | |
| OC | 1101 1100 | MOD11 0R/M | (disp-lo),(disp-hi) | FDIV long-real | |
| OC | 1101 1100 | MOD11 1R/M | (disp-lo),(disp-hi) | FDIVR long-real | |
| OC | 1101 1100 | 1100 OREG | Dayl I | FADD ST(i).ST | |
| OC | 1101 1100 | 1100 1REG | 000 01 | FMUL ST(i),ST | |
| OC | 1101 1100 | 1101 OREG | XXX 1 | *(2) | |

MACHINE INSTRUCTION ENCODING AND DECODING

NOTE

- * The marked encodings are not generated by the language translators. If, however, the 80287 encounters one of these encodings in the instruction stream, it will execute it as follows:
 - (1) FSTP ST(
 - (2) FOOM ST(f)
 - (3) FCOMP STG
 - (4) FXCH ST(i)
 - (5) FOOMP ST(
 - (6) FFREE ST() and gop stade
 - (7) FXGH ST(i)
 - (8) FSTP ST(I)
 - (9) FSTP ST(I)

- * The marked encodings are *not* generated by the language translators. II, however, the color one of these encodings in the instruction stream, it will execute it as follows:
- (1) FSTP ST(i)
- (2) FCOM ST(i)
- (3) FCOMP ST(i)
- (4) FXCH ST(i)
- (5) FCOMP ST(i)
- (6) FFREE ST(i) and pop stack
- (7) FXCH ST(i)
- (8) FSTP ST(i)
- (9) FSTP ST(i)

001 = next on stack 001 = hird stack element, etc.

Table A-2 lists all 80287 machine instructions in binary sequence. This table may be used to "disassemble" instructions in unformatted memory dumps or instructions monitored from the data bus. Users writing exception handlers may also find this information useful to identify the offending instruction.

Table A-2. Machine Instruction Decoding Guide

| gramme ction on | Ist Byte | coding: 10011011E 86 assembler inserts | nemonics. The ASM2 | | | | | | |
|--------------------|--------------|--|----------------------------|------------------------------------|--|--|--|--|--|
| Hex | Binary woll | The same of the second control of the second | Is—a Bytes 3, 4 touth | of these these format processor or | | | | | |
| D8 | 1101 1000 | MOD00 0R/M | (disp-lo),(disp-hi) | FADD short-real | | | | | |
| D8 | 1101 1000 | MOD00 1R/M | (disp-lo),(disp-hi) | FMUL short-real | | | | | |
| D8 | 1101 1000 | MOD01 0R/M | (disp-lo),(disp-hi) | FCOM short-real | | | | | |
| D8 | 1101 1000 | MOD01 1R/M | (disp-lo),(disp-hi) | FCOMP short-real | | | | | |
| D8 | 1101 1000 | MOD10 0R/M | (disp-lo),(disp-hi) | FSUB short-real | | | | | |
| D8 | 1101 1000 | MOD10 1R/M | (disp-lo),(disp-hi) | FSUBR short-real | | | | | |
| D8 | 1101 1000 | MOD11 0R/M | (disp-lo),(disp-hi) | FDIV short-real | | | | | |
| D8 | 1101 1000 | MOD11 1R/M | (disp-lo),(disp-hi) | FDIVR short-real | | | | | |
| 75.000.000.000.000 | 0.41101 1000 | M\1100 OREG | AT OP-A MOD | FADD ST,ST(i) | | | | | |
| D8 | 1101 1000 | 1100 1REG | | FMUL ST,ST(i) | | | | | |
| D8 | 1101 1000 | 034101 OREGIO | P 0P-A1 1 | FCOM ST(i) | | | | | |
| D8 | 1101 1000 | 1101 1REG | | FCOMP ST(i) | | | | | |
| D8 | 1101 1000 | 1110 OREG | riririo | FSUB ST,ST(i) | | | | | |
| D8 | 1101 1000 | 1110 1REG | | FSUBR ST,ST(i) | | | | | |
| D8 | 1101 1000 | 1111 OREG | | FDIV ST,ST(i) | | | | | |
| D8 | 1101 1000 | 1111 1REG | | FDIVR ST,ST(i) | | | | | |
| D9 | 1101 1001 | MOD00 0R/M | (disp-lo),(disp-hi) | FLD short-real | | | | | |
| D9 | 1101 1001 | MOD00 1R/M | 1 0 7 6 5 | reserved | | | | | |
| D9 | 1101 1001 | MOD01 0R/M | (disp-lo),(disp-hi) | FST short-real | | | | | |
| D9 | 1101 1001 | MOD01 1R/M | (disp-lo),(disp-hi) | FSTP short-real | | | | | |
| D9 styc | | | (disp-lo),(disp-hi) | FLDENV 14-bytes | | | | | |
| D9 | 1101 1001 | MOD10 1R/M | (disp-lo),(disp-hi) | FLDCW 2-bytes wollo | | | | | |
| D9 | 1101 1001 | MOD11 0R/M | (disp-lo),(disp-hi) | FSTENV 14-bytes | | | | | |
| D9 | 1101 1001 | MOD11 1R/M | (disp-lo),(disp-hi) | FSTCW 2-bytes | | | | | |
| D9 | 1101 1001 | 1100 OREG | instructions. | | | | | | |
| D9 | 1101 1001 | 1100 1REG | rithmetic instructions. | FXCH ST(i) | | | | | |
| D9 | 1101 1001 | 1101 0000 | | FNOP | | | | | |
| D9 | 1101 1001 | | t do not reference men | reserved and loutings so a agong | | | | | |
| D9 | 1101 1001 | 1101 001- | e, possibly split into two | reserved and a go A go g | | | | | |
| D9 | 1101 1001 | 1101 01 | | reserved | | | | | |
| D9 | 1101 1001 | 1101 1REG | .blel | OD: Same as 80286 CPU ((t) the I | | | | | |
| D9 | 1101 1001 | 1110 0000 | memory field. | M: Same as 80288 CP (2H2) ter | | | | | |
| D9 | 1101 1001 | 1110 0001 | | FABS | | | | | |
| D9 | 1101 1001 | 1110 001- | | reserved sented TAMAC | | | | | |
| D9 | 1101 1001 | 1110 0100 | | 1101 | | | | | |
| D9 | 1101 1001 | 1110 0101 | | FXAM reserved light phote of | | | | | |
| D9 | 1101 1001 | 1110 011- | | 10001100 | | | | | |
| D9 | 1101 1001 | 1110 1000 | | ILDI | | | | | |
| D9 | 1101 1001 | 1110 1001 | | FLDL2Ts of fluser muter = 0: | | | | | |
| D9 | 1101 1001 | 1110 1010 | 16 | teleFLDL2E of flueer muter = 1 | | | | | |
| D9 | 1101 1001 | 1110 1011 | | FLDI Gooste gog ton ob = 0: | | | | | |
| D9 | 1101 1001 | 1110 1100 | | FLDLG2 sate dod for 66 = 0 t | | | | | |

Appendix B Compatibility Between The 80287 NPX And The 8087

Appendix Compatibility Between The 80287 NPX And The 8087

APPENDIX B COMPATIBILITY BETWEEN THE 80287 NPX AND THE 8087

The iAPX 286/20 operating in Real-Address mode will execute iAPX 86/20 programs without major modification. However, because of differences in the handling of numeric exceptions by the 80287 NPX and the 8087 NPX, exception-handling routines *may* need to be changed.

This appendix summarizes the differences between the 80287 NPX and the 8087 NPX, and provides details showing how iAPX 86/20 programs can be ported to the iAPX 286/20.

- The NPX signals exceptions through a dedicated ERROR line to the 80286. The NPX error signal does not pass through an interrupt controller (the 8087 INT signal does). Therefore, any interrupt-controller-oriented instructions in numeric exception handlers for the iAPX 86/20 should be deleted.
- 2. The 8087 instructions FENI/FNENI and FDISI/FNDISI perform no useful function in the 80287. If the 80287 encounters one of these opcodes in its instruction stream, the instruction will effectively be ignored—none of the 80287 internal states will be updated. While iAPX 86/20 code containing these instructions may be executed on the iAPX 286/20, it is unlikely that the exception-handling routines containing these instructions will be completely portable to the 80287.
- 3. Interrupt vector 16 must point to the numeric exception handling routine.
- 4. The ESC instruction address saved in the 80287 includes any leading prefixes before the ESC opcode. The corresponding address saved in the 8087 does not include leading prefixes.
- 5. In Protected-Address mode, the format of the 80287's saved instruction and address pointers is different than for the 8087. The instruction opcode is not saved in Protected mode—exception handlers will have to retrieve the opcode from memory if needed.
- 6. Interrupt 7 will occur in the 80286 when executing ESC instructions with either TS (task switched) or EM (emulation) of the 80286 MSW set (TS=1 or EM=1). If TS is set, then a WAIT instruction will also cause interrupt 7. An exception handler should be included in iAPX 286/20 code to handle these situations.
- 7. Interrupt 9 will occur if the second or subsequent words of a floating-point operand fall outside a segment's size. Interrupt 13 will occur if the starting address of a numeric operand falls outside a segment's size. An exception handler should be included in iAPX 286/20 code to report these programming errors.
- 8. Except for the processor control instructions, all of the 80287 numeric instructions are automatically synchronized by the 80286 CPU—the 80286 automatically tests the BUSY line from the 80287 to ensure that the 80287 has completed its previous instruction before executing the next ESC instruction. No explicit WAIT instructions are required to assure this synchronization. For the 8087 used with iAPX 86 and iAPX 88 processors, explicit WAITs are required before each numeric instruction to ensure synchronization. Although iAPX 86/20 programs having explicit WAIT instructions will execute perfectly on the iAPX 286/20 without reassembly, these WAIT instructions are unnecessary.
- 9. Since the 80287 does not require WAIT instructions before each numeric instruction, the ASM286 assembler does not automatically generate these WAIT instructions. The ASM86 assembler, however, automatically precedes every ESC instruction with a WAIT instruction. Although numeric routines generated using the ASM86 assembler will generally execute correctly on the iAPX 286/20, reassembly using ASM286 may result in a more compact code image.

The processor control instructions for the 80287 may be coded using either a WAIT or No-WAIT form of mnemonic. The WAIT forms of these instructions cause ASM286 to precede the ESC instruction with a CPU WAIT instruction, in the identical manner as does ASM86.

B-1 122164-001

Without TV I maked in a superior of the extension to

THE 80287 NPX AND THE 8087

The iAPX 286/20 operating in Real-Address mode will execute iAPX 86/20 programs without major modification. However, because of differences in the handling of numeric exceptions by the 80287 NPX and the 8087 NPX, exception-handling routines may need to be changed.

This appendix summarizes the differences between the 80287 NPX and the 8087 NPX, and provides details showing how iAPX 86/20 programs can be ported to the iAPX 286/20.

- The NPX signals exceptions through a dedicated ERROR line to the 80286. The NPX error signal does not pass through an interrupt controller (the 8087 INT signal does). Therefore, any interrupt-controller-oriented instructions in numeric exception handlers for the iAPX 86/20 should be deleted.
- 2. The 8087 instructions FENI/FNENI and FDISI/FNDISI perform no useful function in the 80287. If the 80287 encounters one of these opcodes in its instruction stream, the instruction will effectively be ignored—none of the 80287 internal states will be updated. While iAPX 86/20 code containing these instructions may be executed on the iAPX 286/20, it is unlikely that the exception-handling routines containing these instructions will be completely portable to the 80287.
 - 3. Interrupt vector 16 must point to the numeric exception handling routine.
- The ESC instruction address saved in the 80287 includes any leading prefixes before the ESC
 opcode. The corresponding address saved in the 8087 does not include leading prefixes.
- 5. In Protected-Address mode, the format of the 80287's saved instruction and address pointers is different than for the 8087. The instruction opcode is not saved in Protected mode—exception handlers will have to retrieve the opcode from memory if needed.
- 6. Interrupt 7 will occur in the 80286 when executing ESC instructions with either TS (task switched) or EM (emulation) of the 80286 MSW set (TS=1 or EM=1). If TS is set, then a WAIT instruction will also cause interrupt 7. An exception handler should be included in IAPX 286/20 code to handle these situations.
- 7. Interrupt 9 will occur if the second or subsequent words of a floating-point operand fall outside a segment's size. Interrupt 13 will occur if the starting address of a numeric operand falls outside a segment's size. An exception handler should be included in iAPX 286/20 code to report these programming errors.
- 8. Except for the processor control instructions, all of the 80287 numeric instructions are automatically synchronized by the 80286 CPU—the 80286 automatically tests the BUSY line from the 80287 to ensure that the 80287 has completed its previous instruction before executing the next ESC instruction. No explicit WAIT instructions are required to assure this synchronization. For the 8087 used with iAPX 86 and iAPX 88 processors, explicit WAITs are required before each numeric instruction to ensure synchronization. Although iAPX 86/20 programs having explicit WAIT instructions will execute perfectly on the iAPX 286/20 without reassembly, these WAIT instructions are unnecessary.
- 9. Since the 80287 does not require WAIT instructions before each numeric instruction, the ASM286 assembler does not automatically generate these WAIT instructions. The ASM86 assembler, however, automatically precedes every ESC instruction with a WAIT instruction. Although numeric routines generated using the ASM86 assembler will generally execute correctly on the iAPX 286/20, reassembly using ASM286 may result in a more compact code image.

The processor control instructions for the 80287 may be coded using either a WAIT or No-WAIT form of mnemonic. The WAIT forms of these instructions cause ASM286 to precede the ESC instruction with a CPU WAIT instruction, in the identical manner as does ASM86.

Appendix Implementing The IEEE P754 Standard

C

Appendix Implementing The IEEE P754 Standard

APPENDIX C IMPLEMENTING THE IEEE P754 STANDARD

The iAPX 286/20 computing system, containing the 80287 NPX and standard support library software, provides an implementation of the IEEE "A Proposed Standard for Binary Floating-Point Arithmetic," Draft 10.0, Task P754, of December 2, 1982. The 80287 Support Library, described in 80287 Support Library Reference Manual, Order Number 122129, is an example of such a support library.

This appendix describes the relationship between the 80287 NPX and the IEEE Standard. Where the Standard has options, Intel's choices in implementing the 80287 are described. Where portions of the Standard are implemented through software, this appendix indicates which modules of the 80287 Support Library implement the Standard. Where special software in addition to the Support Library may be required by your application, this appendix indicates how to write this software.

This appendix contains many terms with precise technical meanings, specified in the 754 Standard. Where these terms are used, they have been capitalized to emphasize the precision of their meanings. The Glossary provides the definitions for all capitalized phrases in this appendix.

ping NaNs will not cause further Invalid Operation errors when they occur as operands to calcu-

cally normalize the inputs if necessary. The int second in this respect the 80287 and IN THE Standard in this respect the 80287 and IN THE STANDARD CONTROL TO THE STANDARD CO

The 80287 SHORT_REAL and LONG_REAL formats conform precisely to the Standard's Single and Double Floating-Point Numbers, respectively. The 80287 TEMP_REAL format is the same as the Standard's Double Extended format. The Standard allows a choice of Bias in representing the exponent; the 80287 uses the Bias 16383 decimal.

For the Double Extended format, the Standard contains an option for the meaning of the minimum exponent combined with a nonzero significand. The Bias for this special case can be either 16383, as in all the other cases, or 16382, making the smallest exponent equivalent to the second-smallest exponent. The 80287 uses the Bias 16382 for this case. This allows the 80287 to distinguish between Denormal numbers (integer part is zero, fraction is nonzero, Biased exponent is 0) and Unnormal numbers of the same value (same as the denormal except the Biased Exponent is 1).

The Standard allows flexibility in specifying which NaNs are trapping and which are nontrapping. The EH287.LIB module of the 80287 Support Library provides a software implementation of nontrapping NaNs, and defines one distinction between trapping and nontrapping NaNs: If the most significant bit of the fractional part of a NaN is 1, the NaN is nontrapping. If it is 0, the NaN is trapping.

When a masked Invalid Operation error involves two NaN inputs, the Standard allows flexibility in choosing which NaN is output. The 80287 selects the NaN whose absolute value is greatest.

AREAS OF THE STANDARD IMPLEMENTED IN SOFTWARE above gratification of the standard in the stand

There are five areas of the Standard that are not implemented directly in the 80287 hardware; these areas are instead implemented in software as part of the 80287 Support Library.

1. The Standard requires that a Normalizing Mode be provided, in which any nonnormal operands to functions are automatically normalized before the function is performed. The NPX provides a "Denormal operand" exception for this case, allowing the exception handler the opportunity to perform the normalization specified by the Standard. The Denormal operand exception handler

C-1 122164-001

- EH287.LIB with one non-Standard feature, discussed in the next section.
- 2. The Standard specifies that in comparing two operands whose relationship is "unordered," the equality test yield an answer of FALSE, with no errors or exceptions. The 80287 FCOM and FTST instructions themselves issue an Invalid Operation exception in this case. The error handler EH287.LIB filters out this Invalid Operation error using the following convention: Whenever an FCOM or FTST instruction is followed by a MOV AX,AX instruction (8BC0 Hex), and neither argument is a trapping NaN, the error handler will assume that a Standard equality comparison was intended, and return the correct answer with the Invalid Operation exception flag erased. Note that the Invalid Operation exception must be unmasked for this action to occur.
- 3. The Standard requires that two kinds of NaN's be provided: trapping and nontrapping. Nontrapping NaNs will not cause further Invalid Operation errors when they occur as operands to calculations. The NPX hardware directly supports only trapping NaN's; the EH287. LIB software implements nontrapping NaNs by returning the correct answer with the Invalid Operation exception flag erased. Note that the Invalid Operation exception must be unmasked for this action to occur.
- 4. The Standard requires that all functions that convert real numbers to integer formats automatically normalize the inputs if necessary. The integer conversion functions contained in CEL287.LIB fully meet the Standard in this respect; the 80287 FIST instruction alone does not perform this normalization.
- 5. The Standard specifies the remainder function which is provided by mqerRMD in CEL287.LIB.

 The 80287 FPREM instruction returns answers within a different range.

ADDITIONAL SOFTWARE TO MEET THE STANDARD

There are two cases in which additional software is required in conjunction with the 80287 Support Library in order to meet the standard. The 80287 Support Library does not provide this software in the interest of saving space and because the vast majority of applications will never encounter these cases.

- 1. When the Invalid Operation exception is masked, Nontrapping NaNs are not implemented fully. Likewise, the Standard's equality test for "unordered" operands is not implemented when the Invalid Operation exception is masked. Programmers can simulate the Standard notion of a masked Invalid Operation exception by unmasking the 80287 Invalid Operation exception, and providing an Invalid Operation exception handler that supports nontrapping NaNs and the equality test, but otherwise acts just as if the Invalid Operation exception were masked. The 80287 Support Library Reference Manual contains examples for programming this handler in both ASM286 and PL/M-286.
- 2. In Normalizing Mode, Denormal operands in the TEMP_REAL format are converted to 0 by EH287.LIB, giving sharp Underflow to 0. The Standard specifies that the operation be performed on the real numbers represented by the denormals, giving gradual underflow. To correctly perform such arithmetic while in Normalizing Mode, programmers would have to normalize the operands into a format identical to TEMP_REAL except for two extra exponent bits, then perform the operation on those numbers. Thus, software must be written to handle the 17-bit exponent explicitly.

In designing the EH287.LIB, it was felt that it would be a disadvantage to most users to increase the size of the Normalizing routine by the amount necessary to provide this expanded arithmetic. Because the TEMP_REAL exponent field is so much larger than the LONG_REAL exponent field, it is extremely unlikely that TEMP_REAL underflow will be encountered in most applications.

C-2 122164-001

IMPLEMENTING THE IEEE P754 STANDARD

If meeting the Standard is a more important criterion for your application than the choice between Normalizing and warning modes, then you can select warning mode (Denormal operand exceptions masked), which fully meets the Standard.

If you do wish to implement the Normalization of denormal operands in TEMP_REAL format using extra exponent bits, the list below indicates some useful pointers about handling Denormal operand exceptions:

- 1. TEMP_REAL numbers are considered Denormal by the NPX whenever the Biased Exponent is 0 (minimum exponent). This is true even if the explicit integer bit of the significand is 1. Such numbers can occur as the result of Underflow.
- The 80287 FLD instruction can cause a Denormal Operand error if a number is being loaded from memory. It will not cause this exception if the number is being loaded from elsewhere in the 80287 stack.
- 3. The 80287 FCOM and FTST instructions will cause a Denormal Operand exception for unnormal operands as well as for denormal operands.
- 4. In cases where both the Denormal Operand and Invalid Operation exceptions occur, you will want to know which is signalled first. When a comparison instruction operates between a nonexistent stack element and a denormal number in 80286 memory, the D and I exceptions are issued simultaneously In all other situations, a Denormal Operand exception takes precedence over a nonstack Invalid operation exception, while a stack Invalid Operation exception takes precedence over a Denormal Operand exception.



If meeting the Standard is a more important criterion for your application than the choice between Normalizing and warning modes, then you can select warning mode (Denorn at operand exceptions masked), which fully meets the Standard.

If you do wish to implement the Normalization of denormal operands in TEM! REAL format using extra exponent bits, the list below indicates some useful pointers about hand by Denormal operand exceptions:

- TEMP REAL numbers are considered Denormal by the NPX whenever the Biased Exponent is 0 (minimum exponent). This is true even if the explicit integer bit of the significand is 1. Such numbers can occur as the result of Underflow.
- The 80287 FLD instruction can cause a Denormal Operand error if a number is being loaded from memory. It will not cause this exception if the number is being loaded from elsewhere in the 80287 stack.
- The 80287 FCOM and FTST instructions will cause a Denormal Operand exception for unnormal
 operands as well as for denormal operands.
- 4. In cases where both the Denormal Operand and Invalid Operation exceptions occur, you will want to know which is signalled first. When a comparison instruction operates between a nonexistent stack element and a denormal number in 80286 memory, the D and I exceptions are issued simultaneously In all other situations, a Denormal Operand exception takes precedence over a nonstack invalid operation exception, while a stack Invalid Operation exception takes precedence over a Denormal Operand exception.

Appendix 80287 80-Bit HMOS Numeric Processor Extension

Appendix 80287 80-Bit HMOS Numeric Processor Extension

ALDAYA MICHE BRIE OF MARTE OM 80-Bit HMOS NUMERIC PROCESSOR EXTENSION outputs are comp 8-78208 input

- Point Standard 754
- Include 32-, 64-, 80-Bit Floating Point, Set to Trigonometric, Logarithmic, sequence and CLK meet Voc and CLK meet
- Object Code Compatible with 8087
- Operates in Both Real and Protected Mode iAPX 286 Systems Salari of Taxos and the Temperature Range

- High Performance 80-Bit Internal lank selected Mode Operation Completely Architecture his beau ad of XIO seuso liw fugni HConforms to the iAPX 286 Memory ■ Implements Proposed IEEE Floating V 10 00 V Management and Protection Mechanisms
- Expands iAPX 286/10 Datatypes to Directly Extends iAPX 286/10 Instruction 32-, 64-Bit Integers and 18-Digit BCD Exponential and Arithmetic Instructions
- 8x80-Bit, Individually Addressable, ■ Built-in Exception Handling
 - Available in EXPRESS—Standard

The Intel® 80287 is a high performance numerics processor extension that extends the iAPX 286/10 architecture with floating point, extended integer and BCD data types. The iAPX 286/20 computing system (80286 with 80287) fully conforms to the proposed IEEE Floating Point Standard. Using a numerics oriented architecture, the 80287 adds over fifty mnemonics to the iAPX 286/20 instruction set, making the iAPX 286/20 a complete solution for high performance numeric processing. The 80287 is implemented in N-channel, depletion load, silicon gate technology (HMOS) and packaged in a 40-pin ceramic package. The iAPX 286/20 is object code compatible with the iAPX 86/20 and iAPX 88/20.




Figure 1. 80287 Block Diagram

Figure 2. 80287 Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied. OCTOBER 1983 © INTEL CORPORATION, 1983.

ORDER NUMBER: 210920-002



Table 1. 80287 Pin Description

| Symbols | Туре | Name and Function |
|--|---|--|
| CLK | 1 1/ | Clock input: this clock provides the basic timing for internal 80287 operations. Special MOS level inputs are required. The 82284 or 8284A CLK outputs are compatible to this input. |
| | eralion PX 286 M Pote ctic | Clock Mode signal: indicates whether CLK input is to be divided by 3 or used directly. A HIGH input will cause CLK to be used directly. This input may be connected to $V_{\rm CC}$ or $V_{\rm SS}$ as appropriate. This input must be either HIGH or LOW 20 CLK cycles before RESET goes LOW. |
| RESETTATION OF ITEMPT OF I | le, Logar | System Reset: causes the 80287 to immediately terminate its present activity and enter a dormant state. RESET is required to be HIGH for more than 4 80287 CLK cycles. For proper initialization the HIGH-LOW transition must occur no sooner than 50 μ s after V _{CC} and CLK meet their D.C. and A.C. specifications. |
| D15-D0 | 1/0 | Data: 16-bit bidirectional data bus. Inputs to these pins may be applied asynchronous to the 80287 clock. |
| BUSY | 0 0 | Busy status: asserted by the 80287 to indicate that it is currently executing a command. |
| ERROR Al er | | Error status: reflects the ES bit of the status word. This signal indicates that an unmasked error condition exists. |
| set, ma QBRB9 implemented in ramic package. | astroction a 80287 is | Processor Extension Data Channel operand transfer request: a HIGH on this output indicates that the 80287 is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, if no more transfers are required. |
| PEACK | 1 1000 2002 2003 | Processor Extension Data Channel operand transfer ACKnowledge: acknowledges that the request signal (PEREQ) has been recognized. Will cause the request (PEREQ) to be withdrawn in case there are no more transfers required. PEACK may be asynchronous to the 80287 clock. |
| NPRD See Class | 1 5 and a 3 mg | Numeric Processor Read: Enables transfer of data from the 80287. This input may be asynchronous to the 80287 clock. |
| NPWR See Class | 00 00 00 00 00 00 00 00 00 00 00 00 00 | Numeric Processor Write: Enables transfer of data to the 80287. This input may be asynchronous to the 80287 clock. |
| NPS1, NPS2 | 20 C 14 20 C 14 20 C 14 20 C 14 20 C 16 20 C 17 20 C 17 | Numeric Processor Selects: indicate the CPU is performing an ESCAPE instruction. Concurrent assertion of these signals (i.e., NPS1 is LOW and NPS2 is HIGH) enables the 80287 to perform floating point instructions. No data transfers involving the 80287 will occur unless the device is selected via these lines. These inputs may be asynchronous to the 80287 clock. |
| CMD1, CMD0 | 64 C 16 80 C 24 | Command lines: These, along with select inputs, allow the CPU to direct the operation of the 80287. These inputs may be asynchronous to the 80287 clock. |

Intel Corporation Assumes No Responsibility for the Use of Any Circultry Other Than Circuitry Embodied in an Intel Product. No Other Circuit

Figure 1. 88287 Block Diagram

NOTE: N.O. PINS MUST NOT BE CONNECTED.

Figure 2, 80287 Pin Configuration



| Table 1. 80 | 0287 Pin | Description (| cont.) |
|-------------|----------|---------------|--------|
|-------------|----------|---------------|--------|

| Symbols | Туре | ons 88308 ent resided Name and Function of short search last s |
|----------------------------|---|---|
| CLK286 | SZ, NPRD s OF8H, OOF | CPU Clock: This input provides a sampling edge for the 80287 inputs \$\overline{S1}\$, \$\overline{S0}\$, COD/INTA, READY, and HLDA. It must be connected to the 80286 CLK input. |
| S1, S0 COD/INTA | are µsed, the nout HIGH. 8 identify I/should be | Status: These inputs must be connected to the corresponding 80286 pins. |
| HLDA | D1 spould b | Hold Acknowledge: This input informs the 80287 when the 80286 controls the local bus. It must be connected to the 80286 HLDA output. |
| READY | ne 80287 | Ready: The end of a bus cycle is signaled by this input. It must be connected to the 80286 READY input. |
| V _{SS} o toemoo e | gularantsi | System ground, both pins must be connected to ground. OS 88 X9AI dt |
| Vcc | orti. | +5V supply |

FUNCTIONAL DESCRIPTION 439 03939 and

The 80287 Numeric Processor Extension (NPX) provides arithmetic instructions for a variety of numeric data types in iAPX 286/20 systems. It also executes numerous built-in transcendental functions (e.g., tangent and log functions). The 80287 executes instructions in parallel with a 80286. It

effectively extends the register and instruction set of an iAPX 286/10 system for existing iAPX 286 data types and adds several new data types as well. Figure 3 presents the program visible register model of the iAPX 286/20. Essentially, the 80287 can be treated as an additional resource or an extension to the iAPX 286/10 that can be used as a single unified system, the iAPX 286/20.




Figure 3. iAPX 286/20 Architecture



The 80287 has two operating modes similar to the HARDWARE INTERFACE two modes of the 80286. When reset, 80287 is in the real address mode. It can be placed in the protected virtual address mode by executing the SETPM ESC instruction. The 80287 cannot be switched back to the real address mode except by reset. In the real address mode, the iAPX 286/20 is completely software compatible with iAPX 86/20,

Once in protected mode, all references to memory for numerics data or status information, obey the iAPX 286 memory management and protection rules giving a fully protected extension of the 80286 CPU. In the protected mode, iAPX 286/20 numerics software is also completely compatible with iAPX 86/20 and iAPX 88/20.

SYSTEM CONFIGURATION

As a processor extension to an 80286, the 80287 can be connected to the CPU as shown in Figure 4. The data channel control signals (PEREQ, PEACK), the BUSY signal and the NPRD, NPWR signals, allow the NPX to receive instructions and data from the CPU. When in the protected mode, all information received by the NPX is validated by the 80286 memory management and protection unit. Once started, the 80287 can process in parallel with and independent of the host CPU. When the NPX detects an error or exception, it will indicate this to the CPU by asserting the ERROR signal.

The NPX uses the processor extension request and acknowledge pins of the 80286 CPU to implement data transfers with memory under the protection model of the CPU. The full virtual and physical address space of the 80286 is available. Data for the 80287 in memory is addressed and represented in the same manner as for an 8087.

The 80287 can operate either directly from the CPU clock or with a dedicated clock. For operation with the CPU clock (CKM=0), the 80287 works at onethird the frequency of the system clock (i.e., for an 8 MHz 80286, the 16 MHz system clock is divided down to 5.3 MHz). The 80287 provides a capability to internally divide the CPU clock by three to produce the required internal clock (33% duty cycle). To use a higher performance 80287 (8 MHz), an 8284A clock driver and appropriate crystal may be used to directly drive the 80287 with a 1/3 duty cycle clock on the CLK input (CKM=1).

Communication of instructions and data operands between the 80286 and 80287 is handled by the CMD0, CMD1, NPS1, NPS2, NPRD, and NPWR signals. I/O port addresses 00F8H, 00FAH, and 00FCH are used by the 80286 for this communication. When any of these addresses are used, the NPS1 input must be LOW and NPS2 input HIGH. The IORC and IOWC outputs of the 82288 identify I/O space transfers (see Figure 4). CMD0 should be connected to latched 80286 A1 and CMD1 should be connected to latched 80286 A2. The S1, S0, COD/INTA, READY, HLDA, and CLK pins of the 80286 are connected to the same named pins on the 80287.

I/O ports 00F8H to 00FFH are reserved for the 80286/80287 interface. To guarantee correct operation of the 80287, programs must not perform any I/O operations to these ports.


The PEREQ, PEACK, BUSY, and ERROR signals of the 80287 are connected to the same-named 80286 input. The data pins of the 80287 should be directly connected to the 80286 data bus. Note that all bus drivers connected to the 80286 local bus must be inhibited when the 80286 reads from the 80287. The use of COD/INTA and M/IO in the decoder prevents INTA bus cycles from disabling the data transceivers.

PROGRAMMING INTERFACE

Table 2 lists the seven data types the 80287 supports and presents the format for each type. These values are stored in memory with the least significant digits at the lowest memory address. Programs retrieve these values by generating the lowest address. All values should start at even addresses for maximum system performance.

Internally the 80287 holds all numbers in the temporary real format. Load instructions automatically convert operands represented in memory as 16-, 32-, or 64-bit integers, 32- or 64-bit floating point number or 18-digit packed BCD numbers into temporary real format. Store instructions perform the reverse type conversion.

80287 computations use the processor's register stack. These eight 80-bit registers provide the equivalent capacity of 40 16-bit registers. The 80287 register set can be accessed as a stack, with



special programming tools are directly supported by the iAPX 286/20 System Configuration and data types of sold series are directly supported by the iAPX 286 assembler unmeric instructions.

| Data | | | M | ost | Sig | nifi | can | t By | te | | | Н | IGH | IES | TAI | DDR | ESS | SED | BY | TE | | |
|----------------|---------------------|-----------|------|------|------------------|---------|---------|-------------|------|------|-----------|------|------------------|-----|------|--------|--------------------|---|----------------|----------------|-----|-----------------------------|
| Formats | Range | Precision | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 | 7 | 0 |
| Word Integer | 104 | 16 Bits | S 1 | MAGN | IITUC | DE 0 | | D'S IPLE | MEN | T) | W-0 6 | 20-M | Language Company | | | | BEBR BASE JO | R R R R R R R R R R R R R R R R R R R | 52 | | 1 | |
| Short Integer | 10 ⁹ | 32 Bits | S 31 | | | MAG | SNITU | IDE | 798 | 188 |) (T C | WO'S | EME | NT) | - | 150 | 0.00 | | | | | The second of the second of |
| Long Integer | 10 ¹⁹ | 64 Bits | S 63 | | | | g-Dg | 285 | | MAG | INITU | DE | | | - | 78 | iga | | (T) | wo:s | EME | NT) |
| Packed BCD | 10 ¹⁸ | 18 Digits | S 79 | X | d ₁ ; | 7 1 d 1 | 6 d1 | 5 1 d1. | - | | 2 I d 1 | | MAG | | | - | | , d. | d ₃ | d ₂ | , d | d ₀ |
| Short Real | 10 ^{±38} | 24 Bits | S 31 | BIA: | - | 23 | | GNIFI | CAN | | | | | | | | ea ea | | | | | |
| Long Real | 10 ^{±308} | 53 Bits | S 63 | EX | BIASE | ENT | 52 | | MINO | an l | | SIGI | NIFIC | AND |) | Tallet | IA Heli | 31 | 0 | | | |
| Temporary Real | 10 ^{±4932} | 64 Bits | S 79 | ATAC | BIZ | ASEL |) NT | 64 | 63 | 18 P | | | | S | IGNI | FICA | ND | | | | | |

NOTES:

- (1) S = Sign bit (0 = positive, 1 = negative)
- (2) d_n = Decimal digit (two per byte)
- (3) X = Bits have no significance; 8087 ignores when loading, zeros when storing.
- (4) A = Position of implicit binary point
- (5) I = Integer bit of significand; stored in temporary real, implicit in short and long real

instructions operating on the top one or two stack elements, or as a fixed register set, with instructions operating on explicitly designated registers.

Table 6 lists the 80287's instructions by class. No special programming tools are necessary to use the 80287 since all new instructions and data types are directly supported by the iAPX 286 assembler

(6) Exponent Bias (normalized values): Short Real: 127 (7FH)

Long Real: 1023 (3FFH) Temporary Real: 16383 (3FFFH)

- (7) Packed BCD: (-1)^S(D₁₇...D₀)
- (8) Real: (-1)^S(2^{E-BIAS})(F₀ F₁...)

and appropriate high level languages. All iAPX 86/88 development tools which support the 8087 can also be used to develop software for the iAPX 286/20 in real address mode.

Table 3 gives the execution times of some typical numeric instructions.



Table 3. Execution Time for Selected 80287 Instructions

| Interrupt Function | Approximate Execution (μs) |
|--|-----------------------------|
| Floating Point Instruction and to notice me ensure the leading Point Instruction and to notice me ensure the leading to the le | (5 MHz Operation) |
| Add/Subtract Sast finance and of gn bled form | |
| Multiply (single precision) | The second or subseque |
| Multiply (extended precision) authorized and an artistal | |
| ng arror at the tailing numeric instructional Divide. | retues address with IRE |
| ed in the £1267. An interrupt handler for this interrupt | numeric operand are save |
| Load (double precision) | 10 |
| Store (double precision) and guidelini, notice that OSE | ent to thing fliw a 21bbs |
| Square Root Square Root Square Root Square Root | 8028 has not executed to |
| Tangent Trome piremus bestamnu da besua contrant | 75 The previous pumeric ins |
| truction is numeric data operand is stonoitationogxa | of t00faulty numeric ins |

SOFTWARE INTERFACE

The iAPX 286/20 is programmed as a single processor. All communication between the 80286 and the 80287 is transparent to software. The CPU automatically controls the 80287 whenever a numeric instruction is executed. All memory addressing modes, physical memory, and virtual memory of the CPU are available for use by the NPX.

Since the NPX operates in parallel with the CPU, any errors detected by the NPX may be reported after the CPU has executed the ESCAPE instruction which caused it. To allow identification of the failing numeric instruction, the NPX contains two pointer registers which identify the address of the failing numeric instruction and the numeric memory operand if appropriate for the instruction encountering this error.

INTERRUPT DESCRIPTION

Several interrupts of the iAPX 286 are used to report exceptional conditions while executing numeric programs in either real or protected mode. The interrupts and their functions are shown in Table 4.

PROCESSOR ARCHITECTURE

As shown in Figure 1, the NPX is internally divided into two processing elements, the bus interface unit (BIU) and the numeric execution unit (NEU). The NEU executes all numeric instructions, while the BIU receives and decodes instructions, requests operand transfers to and from memory and executes processor control instructions. The two units are able to operate independently of one another allowing the BIU to maintain asynchronous communication with the CPU while the NEU is busy processing a numeric instruction.

BUS INTERFACE UNIT

The BIU decodes the ESC instruction executed by the CPU. If the ESC code defines a math instruction, the BIU transmits the formatted instruction to the NEU. If the ESC code defines an administrative instruction, the BIU executes it independently of the NEU. The parallel operation of the NPX with the CPU is normally transparant to the user. The BIU generates the BUSY and ERROR signals for 80826/80287 processor synchronization and error notification, respectively.

The 80287 executes a single numeric instruction at a time. When executing most ESC instructions, the



Table 4, 80286 Interrupt Vectors Reserved for NPX

| Interrupt Number | Interrupt Function | | | | | | |
|------------------|---|--|--|--|--|--|--|
| 7 (60 | An ESC instruction was encountered when EM or TS of the 80286 MSW was EM=1 indicates that software emulation of the instruction is required. When T set, either an ESC or WAIT instruction will cause interrupt 7. This indicates that current NPX context may not belong to the current task. | | | | | | |
| 9 | The second or subsequent words of a numeric operand in memory exceeded a segment's limit. This interrupt occurs after executing an ESC instruction. The saved return address will not point at the numeric instruction causing this interrupt. After processing the addressing error, the iAPX 286 program can be restarted at the return address with IRET. The address of the failing numeric instruction and numeric operand are saved in the 80287. An interrupt handler for this interrupt must execute FNINIT before any other ESC or WAIT instruction. | | | | | | |
| 13 | The starting address of a numeric operand is not in the segment's limit. The return address will point at the ESC instruction, including prefixes, causing this error. The 80287 has not executed this instruction. The instruction and data address in 80287 refer to a previous, correctly executed, instruction. | | | | | | |
| 16 | The previous numeric instruction caused an unmasked numeric error. The address of the faulty numeric instruction or numeric data operand is stored in the 80287. Only ESC or WAIT instructions can cause this interrupt. The 80286 return address will point at a WAIT or ESC instruction, including prefixes, which may be restarted after clearing the error condition in the NPX. | | | | | | |

80286 tests the BUSY pin and waits until the 80287 indicates that it is not busy before initiating the command. Once initiated, the 80286 continues program execution while the 80287 executes the ESC instruction. In iAPX 86/20 systems, this synchronization is achieved by placing a WAIT instruction before an ESC instruction. For most ESC instructions, the iAPX 286/20 does not require a WAIT instruction before the ESC opcode. However, the iAPX 286/20 will operate correctly with these WAIT instructions. In all cases, a WAIT or ESC instruction should be inserted after any 80287 store to memory (except FSTSW and FSTCW) or load from memory (except FLDENV or FRSTOR) before the 80286 reads or changes the value to be sure the numeric value has already been written or read by the NPX.nl evitationishes as administrative In.XPN ent the BiU executes it independently of the NEU. The

Data transfers between memory and the 80287, when needed, are controlled by the PEREQ PEACK, NPRD, NPWR, NPS1, NPS2 signals. The 80286 does the actual data transfer with memory through its processor extension data channel. Numeric data transfers with memory performed by the 80286 use the same timing as any other bus

cycle. Control signals for the 80287 are generated by the 80826 as shown in Figure 4, and meet the timing requirements shown in the AC requirements section.

NUMERIC EXECUTION UNIT 18 818 USO 815

The NEU executes all instructions that involve the register stack; these include arithmetic, logical, transcendental, constant and data transfer instructions. The data path in the NEU is 84 bits wide (68 significand bits, 15 exponent bits and a sign bit) which allows internal operand transfers to be performed at very high speeds.

When the NEU begins executing an instruction, it activates the BIU BUSY signal. This signal is used in conjunction with the CPU WAIT instruction or automatically with most of the ESC instructions to synchronize both processors.

REGISTER SET Tollibrion landilgeoxe fraget

The 80287 register set is shown in Figure 5. Each of the eight data registers in the 80287's register stack






Figure 5. 80287 Register Set as no nonce and asse, another and non-

is 80 bits wide and is divided into "fields" corresponding to the NPX's temporary real data type.

At a given point in time the ST field in the status word identifies the current top-of-stack register. A "push" operation decrements ST by 1 and loads a value into the new top register. A "pop" operation stores the value from the current top register and then increments ST by 1. Like 80286 stacks in memory, the 80287 register stack grows "down" toward lower-addressed registers.

Instructions may address the data registers either implicitly or explicitly. Many instructions operate on the register at the Stack Top. These instructions implicitly address the register pointed by the ST. Other instructions allow the programmer to explicitly specify the register which is to be used. This explicit register addressing is also "top-relative."

Bits 14-12 of the status word points to the 80287 register that is the current top-of-stack (ST) as described above. Figure 6 shows the six error flags in bits 5-0 of the status word. Bits 5-0 are set to indicate that the NEU has detected an exception while executing an instruction. The section on exception handling explains how they are set and used.


The instructions FSTSW, FSTSW AX, FSTENV, and FSAVE which store the status word are executed exclusively by the BIU and do not set the busy bit themselves or require the Busy bit be cleared in order to be executed.

The four numeric condition code bits (C_0-C_3) are similar to the flags in a CPU: instructions that perform arithmetic operations update these bits to reflect the outcome of NPX operations. The effect of these instructions on the condition code bits is summarized in Tables 5a and 5b.

Bits 14-12 of the status word point to the 80287 register that is the current top-of-stack (ST) as described above. Figure 6 shows the six error flags in bits 5-0 of the status word. Bits 5-0 are set to indicate that the NEU has detected an exception while executing an instruction. The section on exception handling explains how they are set and used.

Bit 7 is the error summary status bit. This bit is set if any unmasked exception bit is set and cleared otherwise. If this bit is set, the ERROR signal is asserted.

122164-001



Is 80 bits wide and is divided into " brow sutst 78208 .6 arigina FSTSW, FSTSW AX, FSTENV and

themselves or require the Busy bit biggowards

The tag word marks the content of each register as shown in Figure 7. The principal function of the tag word is to optimize the NPX's performance. The eight two-bit tags in the tag word can be used, however, to interpret the contents of 80287 registers.

INSTRUCTION AND DATA POINTERS

The instruction and data pointers (See Figures 8a and 8b) are provided for user-written error handlers. Whenever the 80287 executes a new instruction, the BIU saves the instruction address, the operand address (if present) and the instruction opcode. 80287 instructions can store this data into memory.

The instruction and data pointers appear in one of two formats depending on the operating mode of the 80287. In real mode, these values are the 20-bit physical address and 11-bit opcode formatted like the 8087. In protected mode, these values are the 32-bit virtual addresses used by the program

which executed an ESC instruction. The same FLDENV/FSTENV/FSAVE/FRSTOR instructions as those of the 8087 are used to transfer these values between the 80287 registers and memory.

The saved instruction address in the 80287 will point at any prefixes which preceded the instruction. This is different than in the 8087 which only pointed at the ESCAPE instruction opcode.

the register at the Stack Top. GROW JORTHOD

The NPX provides several processing options which are selected by loading a word from memory into the control word. Figure 9 shows the format and encoding of fields in the control word.

The low order byte of this control word configures the 80287 error and exception masking. Bits 5–0 of the control word contain individual masks for each of the six exceptions that the 80287 recognizes. The high order byte of the control word configures the 80287 operating mode including precision,



| Table | 50 | Condition | Code | Inter | pretation |
|-------|-----|-----------|------|--------|-----------|
| lable | Ja. | Condition | Code | HILLEL | pretation |

| Instruction Type | C ₃ | | C ₂ | C ₁ | C ₀ | Interpretation |
|---------------------|-----------------------|----------|----------------|------------------|----------------|--|
| Compare, Test | 0 | | 0 | X | 0 | ST > Source or 0 (FTST) |
| | 0 | | 0 | X | . 1 | ST < Source or 0 (FTST) |
| | 1 | | 0 | Mer X A swill | 0 | ST = Source or 0 (FTST) |
| | 1 To C | TIMPETY. | 1:1 | alo Xa to qui la | | ST is not comparable |
| Remainder | Q ₁ | | 0 | Q ₀ | Q ₂ | Complete reduction with |
| | | | | | Figu | three low bits of quotient (See Table 5b) |
| | U | | 1 | U | U | Incomplete Reduction |
| Examine | 0 | -10 YEG | 0 | 0 | 0 | Valid, positive unnormalized |
| | 0 | | 0 | 0 | 1 | Invalid, positive, exponent =0 |
| | 0 | | 0 | 1 | 0 | Valid, negative, unnormalized |
| | 0 | | 0 | 10HOW JOR | THOS | Invalid, negative, exponent =0 |
| | 0 | | 1 | 0 | 0 | Valid, positive, normalized |
| | 0 | | 1 | Ogyom sn | TATE | Infinity, positive |
| | 0 | 3- | 1 | 1 anow a | 0 | Valid, negative, normalized |
| | 0 | 32.4 | 1 | 1 090000 | 1 | Infinity, negative |
| | 1 | | 0 | 0 | 0 | Zero, positive |
| | 1 | | 0 | 0 | 1 | Empty |
| | 1 | | 0 | 1 дотовля | 0 00 00 00 | Zero, negative |
| | 1 | | 0 | 1 | -1 | Empty |
| | 1 | | 1 | RAND OF DET | 390 OAG | Invalid, positive, exponent = 0 |
| | 1 | | 1 | 0 | 1 | Empty |
| | 1 | | 1 | WIND REFELTOR | 0 | Invalid, negative, exponent = 0 |
| | 1 | | 1 | 1 | 1 | Empty |

NOTES:

- 1. ST = Top of stack
- 2. X = value is not affected by instruction
- 3. U = value is undefined following instruction
- 4. Qn = Quotient bit n

Table 5b. Condition Code Interpretation after
FPREM Instruction As a Function of
Dividend Value

| Dividend Range | Q ₂ | Q ₁ | Q ₀ |
|------------------------|----------------|----------------|----------------|
| Dividend < 2 * Modulus | C ₃ | C ₁ | Qo |
| Dividend < 4 * Modulus | C ₃ | Q ₁ | Qo |
| Dividend ≥ 4 * Modulus | Q ₂ | Q1 | Q ₀ |

nagnitude to fit in the specified form STON

Previous value of indicated bit, not affected by FPREM instruction execution.

rounding, and infinity control. The precision control bits (bits 9–8) can be used to set the 80287 internal operating precision at less than the default of temporary real (80-bit) precision. This can be useful in providing compatibility with the early generation arithmetic processors of smaller precision than the 80287. The rounding control bits (bits 11–10) provide for directed rounding and true chop as well as the unbiased round to nearest even mode specified in the IEEE standard. Control over closure of the number space at infinity is also provided (either affine closure: ± ∞, or projective closure: ∞, is treated as unsigned, may be specified).






Figure 8a. Protected Mode 80287 Instruction and Data Pointer Image in Memory

EXCEPTION HANDLING

The 80287 detects six different exception conditions that can occur during instruction execution. Any or all exceptions will cause the assertion of external ERROR signal and ES bit of the Status Word if the appropriate exception masks are not set.

The exceptions that the 80287 detects and the 'default' procedures that will be carried out if the exception is masked, are as follows:

Invalid Operation: Stack overflow, stack underflow, indeterminate form (0/0, ∞, -∞, etc) or the use of a Non-Number (NAN) as an operand. An exponent value of all ones and non-zero significand is reserved to identify NANs. If this exception is masked, the 80287 default response is to generate a specific NAN called

INDEFINITE, or to propogate already existing NANs as the calculation result.

Overflow: The result is too large in magnitude to fit the specified format. The 80287 will generate an encoding for infinity if this exception is masked.

Zero Divisor: The divisor is zero while the dividend is a non-infinite, non-zero number. Again, the 80287 will generate an encoding for infinity if this exception is masked.

Underflow: The result is non-zero but too small in magnitude to fit in the specified format. If this exception is masked the 82087 will denormalize (shift right) the fraction until the exponent is in range. The process is called gradual underflow.




Figure 8b. Real Mode 80287 Instruction and Data Pointer Image in Memory IAPX 86/20 COMPATIBILITY: the starting address of a numeric operan rror handing techniques, error handling routines 15 XXX 1 C RC PC Х X PM UM OM ZM DM IM EXCEPTION MASKS (1 EXCEPTION IS MASKED) INVALID OPERATION 19/01/1000 Iquitieni DENORMALIZED OPERAND ZERO DIVIDE **OVERFLOW** UNDERFLOW **PRECISION** (RESERVED) (RESERVED) PRECISION CONTROL (1) ROUNDING CONTROL(2) INFINITY CONTROL (0 = PROJECTIVE, 1 = AFFINE) (RESERVED) (2) ROUNDING CONTROL 00 = ROUND TO NEAREST OR EVEN 01 = ROUND DOWN (TOWARD - ×) 10 = ROUND UP (TOWARD + ×) 11 = CHOP (TRUNCATE TOWARD ZERO) (1) PRECISION CONTROL 00 = 24 BITS (SHORT REAL) 01 = RESERVED 10 = 53 BITS (LONG REAL) 11 = 64 BITS (TEMP REAL)

Figure 9. 80287 Control Word

Denormalized Operand: At least one of the operands is denormalized; it has the smallest exponent but a non-zero significand. Normal processing continues if this exception is masked off.

Inexact Result: The true result is not exactly representable in the specified format, the result is rounded according to the rounding mode, and this flag is set. If this exception is masked, processing will simply continue.

If the error is not masked, the corresponding error bit and the error status bit (ES) in the control word will be set, and the ERROR output signal will be asserted. If the CPU attempts to execute another

The error condition must be resolved via an interrupt service routine. The 80287 saves the address of the floating point instruction causing the error as well as the address of the lowest memory location of any memory operand required by that instruction.

IAPX 86/20 COMPATIBILITY:

iAPX 286/20 supports portability of iAPX 86/20 programs when it is in the real address mode. However, because of differences in the numeric error handing techniques, error handling routines may need to be changed. The differences between an iAPX 286/20 and iAPX 86/20 are:

1. The NPX error signal does not pass through an interrupt controller (8087 INT signal does).

Therefore, any interrupt controller oriented instructions for the iAPX 86/20 may have to be deleted.

- 2. Interrupt vector 16 must point at the numeric error handler routine.
- 3. The saved floating point instruction address in the 80287 includes any leading prefixes before the ESCAPE opcode. The corresponding saved address of the 8087 does not include leading prefixes.
- 4. In protected mode, the format of the saved instruction and operand pointers is different than ESC or WAIT instruction, exception 7 will occur. for the 8087. The instruction opcode is not saved—it must be read from memory if needed.
 - 5. Interrupt 7 will occur when executing ESC instructions with either TS or EM of MSW=1. If TS of MSW=1 then WAIT will also cause interrupt 7. An interrupt handler should be added to handle this situation.
 - 6. Interrupt 9 will occur if the second or subsequent words of a floating point operand fall outside a segment's size. Interrupt 13 will occur if the starting address of a numeric operand falls outside a segment's size. An interrupt handler should be added to report these programming errors.

In the protected mode, iAPX 86/20 application code can be directly ported via recompilation if the 286 memory protection rules are not violated.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias ... 0°C to 70°C Storage Temperature -65°C to +150°C Voltage on Any Pin with Respect to Ground -1.0 to +7V Power Dissipation 3.0 Watt

*NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS T_A = 0°C to 70°C, V_{CC} = 5V, +/-5%

5 MHz

| | part and the second of the sec | | | | 5 MHZ | | | | |
|------------------|--|-----------------|------------|------|--|--|--|--------|--|
| Symbol | Paramete | ran | -3 Min | 69 | -3 max | Unit | Test Condit | ions | |
| V _{IL} | Input LOW Voltage | e 21 | 5 | US | 8 | V | SU = MOIO | | |
| VIH | Input HIGH Voltag | e | 2.0 | | V _{CC} + .5 | V | OUN Rise Time | CHICHS | |
| V _{ILC} | Clock Input LOW | Voltage | 0 | | | | GUK Fall Time | CL2CL1 | |
| ILO | CKM = 1: CKM = 0: | an. | 5 5 | 75 | .8 svi | PWVInac | Data Setup to N | DVWH | |
| V _{IHC} | Clock Input HIGH Voltage CKM = 1: | | 0.0 | - | y 14 | V | Data Francisco | XCHW | |
| | CKM = 1: | en | 2.0 3.8 | 85 | V _{CC} + 1 V _{CC} + 1 | emilVevitine | NEWR, NERD A | HALVAN | |
| V _{OL} | Output LOW Volta | ge | | | .45 10 | HWW of | I _{OL} = 3.0 mA | AVRIL | |
| V _{OH} | Output HIGH Volta | age | 2.4 | 0 | | V | $I_{OH} = -400 \ \mu A$ | JVVVA | |
| ILI | Input Leakage Cu | rrent | | 000 | ±10 | РЭ | OV \leq V _{IN} \leq V _{CO} | JRHM | |
| ILO | Output Leakage C | Leakage Current | | | ±10 | μΑ | $.45V \le V_{OUT} \le V_{CC}$ | | |
| Icc | Power Supply Cur | rent | | 010 | 475 | mA | nultanal \$277.50 | RUNH . | |
| C _{IN} | Input Capacitance | | | - | 10 | pF | F _C = 1 MHz | JAPEA | |
| Co | Input/Output Cap | acitance | | 08 | 20 | pF | F _C = 1 MHz | Нони | |
| | (D0-D15) | | | | SIGNE | Lot ovitoe | NEWR, NEED IN | CHIKE | |
| C _{CLK} | CLK Capacitance | an | | 08- | 12 | pF | F _C = 1 MHz | | |
| | | an | | 30 | A | | Command Hold NPAD Inactive | | |
| | | en | | 50 | NEWE, | FACK Active Setup to NEWE, NEED Active | | | |
| | | an | | 62.5 | | | CLK286 Pariod | 20101 | |
| | V8.0 1A | an | | 15 | | em | CLK286 LOW T | гсьсн | |
| | At 2.0V | an | | | | | CLK286 HIGH 1 | | |
| | | en | | 22.5 | (286 | | SO, ST Setup 1 | | |
| | | en | | 0 | K286 | SO, ST Hold Tin | налоя | | |



A.C. CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} + 5V, =/-5\%$) TIMING REQUIREMENTS against a multiple of the second se

A.C. timings are referenced to 0.8V and 2.0V points on signals unless otherwise noted.

| Symbol | solflosos Parameter tosa Isnoits | -3 Min | -3 max | Unit | Test Conditions | | | | |
|--|--|-------------|--------------|----------|--|--|--|--|--|
| T _{CLCL} | CLK Period CKM = 1: CKM = 0: | 200 62.5 | 500 250 | ns ns | wer Dissipation | | | | |
| T _{CLCH} | CLK LOW Time CKM = 1: CKM = 0: | 118 | 7 = 230 .0°C | ns ns | At 0.8V At 0.6V | | | | |
| T _{CHCL} | CLK HIGH Time CKM = 1: CKM = 0: | 69 20 | 235 | ns is | At 2.0V At 3.8V | | | | |
| T _{CH1CH2} | CLK Rise Time | v 0 | 10 | ns | 1.0V to3.5V if CKM = 1. | | | | |
| T _{CL2CL1} | CLK Fall Time | | 10 | ns | 3.5V to 1.0V if CKM = 1 | | | | |
| T _{DVWH} | Data Setup to NPWR Inactive | 75 | - | ns | CKM = 1: | | | | |
| T _{WHDX} | Data Hold from NPWR Inactive | 30 | | ns | Old town should | | | | |
| T _{WLWH} , T _{RLRH} | NPWR, NPRD Active Time | 95 | 82 | ns | At 0.8V NO | | | | |
| T _{AVRL} , T _{AVWL} | Command Valid to NPWR or NPRD Active | 4 0 | 2 | ns | Output LOW Vol | | | | |
| T _{MHRL} | Minimum Delay from PEREQ Active to NPRD Active | 130 | | ns | Input Leakage C | | | | |
| T _{KLKH} | PEACK Active Time | 85 | | ns | At 0.8V | | | | |
| T _{KHKL} | PEACK Inactive Time | 250 | | ns | At 2.0V | | | | |
| T _{KHCH} | PEACK Inactive to NPWR, NPRD Inactive | 50 | | oninsio | IN Input Capacitain o Input/Gulput Ca | | | | |
| T _{CHKL} | NPWR, NPRD Inactive to PEACK Active | -30 | | ns e | CLK Capacitano | | | | |
| T _{WHAX} , T _{RHAX} | Command Hold from NPWR, NPRD Inactive | 30 | | ns | | | | | |
| T _{KLCL} | PEACK Active Setup to NPWR, NPRD Active | 50 | | ns | | | | | |
| T _{2CLCL} | CLK286 Period | 62.5 | | ns | | | | | |
| T _{2CLCH} | CLK286 LOW Time | 15 | | ns | At 0.8V | | | | |
| T _{2CHCL} | CLK286 HIGH Time | 20 | | ns | At 2.0V | | | | |
| T _{2SVCL} | SO, S1 Setup Time to CLK286 | 22.5 | | ns | | | | | |
| T _{2CLSH} | SO, S1 Hold Time from CLK286 | 0 | | ns | | | | | |

WAVEFORMS (cont.)



A.C. CHARACTERISTICS, continued TIMING REQUIREMENTS

DATA TRANSFER TIMING (INITIATED SHM 6

| Symbol | Parameter | -3 Min | -3 max | Unit | Test Conditions |
|--------------------|--------------------------------|--------|-----------|------|-----------------|
| T _{CIVCL} | COD/INTA Setup Time to CLK286 | 0 | | ns | HEST, NPS2 |
| T _{CLCIH} | COD/INTA Hold Time from CLK286 | 0 | HHJRT I | ns | NPRO |
| T _{RVCL} | READY Setup Time to CLK286 | 38.5 | voias | ns | |
| T _{CLRH} | READY Hold Time from CLK286 | 25 | 1/2/2/2 | ns | Dn-01, |
| T _{HVCL} | HLDA Setup Time to CLK286 | 0 | 10113WT | w ns | |
| T _{CLHH} | HLDA Hold Time from CLK286 | 0 | | ns | SWAN |
| T _{IVCL} | NPWR, NPRD to CLK Setup Time | 70 | | ns | NOTE 1 |
| T _{CLIH} | NPWR, NPRD from CLK Hold Time | 45 | X | ns | NOTE 1 |
| T _{RSCL} | RESET to CLK Setup Time | 20 | ->- MSJWT | ns | NOTE 1 |
| T _{CLRS} | RESET from CLK Hold Time | 20 | X | ns | NOTE 1 Yaura |

A.C. CHARACTERISTICS, TIMING RESPONSES

5 MHz

| Symbol | Parameter | -3 Min | -3 max | Unit | Test Conditions |
|-------------------|---|------------------------|--------|----------------------|--|
| T _{RHQZ} | NPRD Inactive to Data Float | POLICE CONTRACT | 37.5 | ns | NOTE 2 FOMOLOGIMO |
| T _{RLQV} | NPRD Active to Data Valid | | 60 | ns | NOTE 3 |
| T _{ILBH} | ERROR Active to BUSY Inactive | 100 | | ns | NOTE 4 |
| T _{WLBV} | NPWR Active to BUSY Active | | 100 | ns | NOTE 5 |
| T _{KLML} | PEACK Active to PEREQ Inactive | 14- | 127 | ns | NOTE 6 |
| T _{CMDI} | Command Inactive Time Write-to-Write Read-to-Read Write-to-Read Read-to-Write | 95 250 105 95 | TKENL | ns ns ns ns | At 2.0V At 2.0V At 2.0V At 2.0V |
| T _{RHQH} | Data Hold from NPRD Inactive | 5 | | ns | NOTE 7 |

- NOTES:

 1. This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at a specific CLK edge.

 2. Float condition occurs when output current is less than I_{LO} on D0-D15.


 3. D0-D15 loading: CL = 100pF.


 4. BUSY loading: CL = 100pF.

 5. BUSY loading: CL = 100pF.

 6. On last data transfer of numeric instruction.


 7. D0-D15 loading: CL = 100pF.








WAVEFORMS (cont.) was uper grainff. XLIO of autonomologyee and grainff. RWRIA, RWRIA (1989)







D-19




WAVEFORMS

(Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements on this page are given for testing purposes only, to assure recognition at a specific CLK edge.)












Table 6. 80287 Extensions to the 80286 Instruction Set

| Data Transfer | | tpiloni 8,16 Bi placen | | | | | | | | Option 8,16 B splacer | it | 32 Bit Real | 32 Bit Integer | 64 Bit Real | 16 Bit |
|---|--------|------------------------------|---|-------|-----|-------|-----|-----|-------|-----------------------------|------------------------------|----------------|----------------------------------|----------------|----------------|
| FLD = LOAD | 30 | MF | | | = | | | | | TME | | 00 | 01 | 10 | 11 |
| Integer/Real Memory to ST(0) | ESCAPE | MF | 1 | MOD | 0 | 0 0 | R/N | 1 | | DISP | CAPE | 38-56 | 52-60 | 40-60 | 46-54 |
| Long Integer Memory to ST(0) | ESCAPE | 1 1 | 1 | MOD | 1 | 0 1 | R/N |]_ | - : - | DISP | - i - gr a kos | | -68 -68 | | J = 10J |
| Temporary Real Memory to ST(0) | ESCAPE | 0 1 | 1 | MOD | 1, | 0 1 | R/N | | | DISP | 39A0 | 53- | -65 (0)T8 of | | |
| BCD Memory to ST(0) | ESCAPE | 1 1 | 1 | MOD | 1 : | 0 0 | R/N | | - :- | DISP | anko: | | -310 | | |
| ST(i) to ST(0) | ESCAPE | 0 0 | 1 | 1 1 | 0 | 0 0 | ST | i) | | | | | -22 ofal a gp | | |
| FST = STORE | | | | | | | | | | | | | | | |
| ST(0) to Integer/Real Memory | ESCAPE | MF | 1 | MOD | 0 | 100 | R/M | 1 _ | | DISP | SCAPE | 84-90 | 82-92 | 96-104 | 80-90 |
| ST(0) to ST(i) | ESCAPE | 1 0 | 1 | 11.01 | 0 | 1 0 | ST | i) | | | | 15 | -22 ₁ S _{ap} | GAOJ - | EDLN2 37(0) |
| FSTP = STORE AND POP | | | | | | | | | | | | | | | |
| ST(0) to Integer/Real Memory | ESCAPE | MF | 1 | MOD | 0 | 1 1 | R/N | 1 _ | | DISP | | 86-92 | 84-94 | 98-106 | 82-92 |
| ST(0) to Long Integer Memory | ESCAPE | 91101 | 1 | MOD | 10 | 10 10 | R/N | | 0 | DISP | SCAPE | 94- | -105 | | |
| ST(0) to Temporary Real | ESCAPE | 0 1 | 1 | MOD | 10 | 101 | R/N | | 0 | DISP | 39,408 | 52 | -58 | | |
| ST(0) to BCD Memory | ESCAPE | 1 1 | 1 | MOD | 1 | 1 0 | R/N | | | DISP | | 520 | -540 | | |
| ST(0) to ST(i) | ESCAPE | 1 0 | 1 | 1.1 | 0 | 1 1 | ST(| i) | | TMF | | 17 | -24 | | |
| | | | _ | BANG | | -0 | 1 1 | 7 | | | SCAPE | | | | |
| FXCH = Exchange ST(i) and ST(0) | ESCAPE | 0 0 | 1 | 1 1 | 0 | 0 1 | ST(|) | | | | 10 | -15 noi) | | |
| Comparison | | | | A/N | | | | | | | | | ry with St | | |
| FCOM = Compare and an -08 | | | | 1/03 | Lt | 0. (| 1 0 | 4- | _0_ | 96. | SCAPE | | | | |
| Integer/Real Memory to ST(0) | ESCAPE | MF | 0 | MOD | 0 | 1 0 | R/N | | | DISP | | 60-70 | 78-91 | 65-75 | 72-86 |
| ST(i) to ST (0) | ESCAPE | 0 0 | 0 | 1 1 | 0 | 1 0 | ST(|) | | RM | SCAPE | 40 | -50 | | |
| 193-203 (Note 1) | | | | MV | 1 8 | 1 | 1 1 | | | | | | | ST(0) | |
| FCOMP = Compare and Pop | | | | | | | | | | | | | | | |
| Integer/Real Memory to ST(0) | ESCAPE | MF | 0 | MOD | 0 | 1 1 | R/N | 1 | T | DISP | SCARE | 63-73 | 80-93 | 67-77 | 74-88 |
| ST(i) to ST(0) | ESCAPE | 0 0 | 0 | 1 1 | 0 | 1 1 | ST(|) |] | 0 0 | SCAPE | 45 | -52 8 vd (0)Ti | | SCALE |
| FCOMPP = Compare ST(1) to ST(0) and Pop Twice | ESCAPE | 1 1 | 0 | 1 1 | 0 | 1 1 | 0 | 1 | | | | | -55 | | |
| FTST = Test ST(0) | ESCAPE | 0 0 | 1 | 1 1 | 1 | 0 0 | 1 | 0 0 | | | | | -48 | | |
| FXAM = Examine ST(0) | ESCAPE | 0 0 | 1 | 1 1 | 1 | 0 0 | 1 |) 1 | 7 | | | | of (0) TO E -23 | | |

| HE ST Constants Paint 188 | | Optiona 8,16 Bit Displacem | | Optional 8,16 Bit Displacement | 32 Bit Real | 32 Bit Integer | 64 Bit Real | 16 Bit Intege |
|--|--------|----------------------------------|-----------------------|--------------------------------------|----------------|-------------------|----------------|------------------|
| |) | MF | = = | NF | 00 | 01 | 103AC | 111 |
| FLDZ = LOAD + 0.0 into ST(0) | ESCAPE | 0 0 1 | 1 4 4 1 0 0 1 0 1 0 1 | APE ME 1 | 083 1 | 19178 of y | | |
| FLD1 = LOAD + 1.0 into ST(0) | ESCAPE | 0 0 1 | 1 1 1 0 1 0 0 | APE 1 1 1 | 283 | 5–21 | | |
| FLDPI = LOAD π into ST(0) | ESCAPE | 0 0 1 | 1 1 1 0 1 0 1 | 1 1 0 3qA | 1 | 6-22 | | |
| FLDL2T = LOAD log ₂ 10 into ST(0) | ESCAPE | 0 0 1 | 1 1 1 0 1 0 0 | 1 1 1 39A | 1 | 6-22 | | |
| FLDL2E = LOAD log ₂ e into ST(0) | ESCAPE | 0 0 1 | 1 1 1 0 1 0 1 | APE 0 0 1 | 1 | 5–21 | | |
| FLDLG2 = LOAD log ₁₀ 2 into ST(0) | ESCAPE | 0 0 1 | 1 MA 10 01 10 100M | APE ME (0) | 083 1 | 8-24 | | |
| FLDLN2 = LOAD log _e 2 into ST(0) | ESCAPE | 0 0 1 | 1 1 1 0 1 1 0 | o r asa | 1 | 7-23 | | |
| Arithmetic | | | | | | | | |
| FADD = Addition | | | | | | al Memory | | |
| Integer/Real Memory with ST(0) | ESCAPE | MF 0 | MOD 0 0 0 R/M | DISP 39 | 90-120 | 108-143 | 95-125 | 102-1 |
| ST(i) and ST(0) | ESCAPE | d P 0 | 1 1 0 0 0 ST(i) | APE 0 1 1 | 70- | -100 (Note | 1).700.001 | |
| FSUB = Subtraction | | | MA 0 1 1 GOM | | | | BCD Mem | |
| Integer/Real Memory with ST(0) | ESCAPE | MF 0 | MOD 1 0 R R/M | DISP | 90-12 | 108-143 | 95-125 | 102-1 |
| ST(i) and ST(0) | ESCAPE | d P 0 | 1 1 1 0 R R/M | | 70 | -100 (Note | 1) | |
| âr-Ar | | | 1 0 0 1 ST(I) | F 0 0 394 | | | | - HOX |
| FMUL = Multiplication Integer/Real Memory with ST(0) | ESCAPE | MF 0 | MOD 0 0 1 R/M | DISP | 110-12 | 5 130-144 | | 124-1 |
| ST(i) and ST(0) | ESCAPE | d P 0 | 1 1 0 0 1 R/M | | 90. | -145 (Note | | |
| 33-57 -51-59 19-57 72-66 | | DISP | MiA o r o dos | APE MF 0 | | ry to ST(0) | | |
| FDIV = Division Integer/Real Memory with ST(0) | ESCAPE | MF 0 | MOD 1 1 R R/M | DISP | 215-22 | 5 230-243 | 220-230 | 224-2 |
| ST(i) and ST(0) | ESCAPE | d P 0 | 1 1 1 1 R R/M | | 193 | -203 (Note | 1) | |
| FSQRT = Square Root of ST(0) | ESCAPE | 0 0 1 | 1 1 1 1 1 1 0 1 | O AM AGA | | 180-186 | | |
| 53-52 | 50 | 10113 | 1018 1 1 1 1 1 | 0 0 0 354 | | | | |
| FSCALE = Scale ST(0) by ST(1) | ESCAPE | 0 0 1 | 1 1 1 1 1 0 | 1 | | 32–38 | | |
| FPREM = Partial Remainder of ST(0) ÷ST(1) | ESCAPE | 0 0 1 | 1 1 1 1 1 0 0 | APE 1 1 0 | | | | |
| FRNDINT = Round ST(0) to | ESCAPE | 0 0 1 | 1 1 1 1 1 0 | APE 0 0 1 | | 16-50 | | |

NOTE:
1. If P=1 then add 5 clocks.



Table 6. 80287 Extensions to the 80286 Instruction Set (cont.)

| Clock Count Range | | | | | | | | | | | | Optional Clock Count Range 8.16 Bit |
|--|--------|---|---|---|------|-----|-----------------|---|-----|-----|------|--|
| | | | | | | | | | | | | Displacement ORB (i)TR earl = 3884 |
| EXTRACT = Extract Components of St(0) | ESCAPE | 0 | 0 | 1 | 0101 | 0 1 | 0 1 | 0 | 1 | 0 | 0 | 10 0 99AO83 27-55 eqO ou = 9QU |
| FABS = Absolute Value of ST(0) | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 0 | 0 | 0 | 0 | 1 | 10-17 123: To-17 if mod=00 tipen DISP=0", disp-tow and di |
| FCHS = Change Sign of ST(0) | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 0 | 0 | 0 | 0 | | If mod=01 then DISP=disp-low sign-extend if mod=10 then DISP=disp-high; disp-low if mod=11 then dm is treated as an ST(i) fle |
| [ranscendental | | | | | | | | | | | | if r/m=000 then EA=(BX) + (SI) + DISP if r/m=001 then EA=(BX) + (DI) + DISP |
| FPTAN = Partial Tangent of ST(0) | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | 0 | 0 | 1 | 0 | If r/m=010 000-540 (98) + (98) + DISP |
| FPATAN = Partial Arctangent of ST(0) ÷ST(1) | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | 0 | 0 | 1 | 1 | If m'm = 100 riven EA=(8I) + DISP If m'm = 110 (05-400) + DISP If m'm = 110 (1) an EA=(8P) + DISP |
| $F2XM1 = 2^{ST(0)} - 1$ | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | . 1 | | 200 | 121 | | Sax of the state o |
| FYL2X = ST(1) • Log ₂ ST(0) | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | _ | - | _ | | MF = Me 100-100e met |
| FYL2XP1 = ST(1) • Log ₂ ST(0) +1 | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | 1 | 0 | 0 | 1 | Teget 700-1000 |
| Processor Control | | | | | | | | | | | | 11 - 16-bit Integer ST(0) = Current stack top |
| FINIT = Initialize NPX | ESCAPE | 0 | 1 | 1 | 1 1 | 1 | 0 | 0 | 0 | 1 | 1 | ST(i) ith 8-5 ster below stack top |
| SETPM = Enter Protected | ESCAPE | 0 | 1 | 1 | 1 1 | 1 | 0 | 0 | 1 | 0 | 0 | d= Destination 0—Destjoyntion is ST(0) 1—Destination is ST(i) |
| FSTSW AX = Store Control Nord | ESCAPE | 1 | 1 | 1 | 1 1 | 1 | 0 | 0 | 0 | 0 | 0 | 10-16 ggg =9 |
| FLDCW = Load Control Word | ESCAPE | 0 | 0 | 1 | MOD | 1 | 0 | 1 | R | M | to | |
| FSTCW = Store Control Word | ESCAPE | 0 | 0 | 1 | MOD | 1 | 1 | 1 | R | M | | O—Destination (op) Source 1—Scar-21 (op) Destination quid |
| FSTSW = Store Status Word | ESCAPE | 1 | 0 | 1 | MOD | 101 | ni ₁ | 1 | R | M | 3 87 | DISP 12-18 12-18 10-1 |
| FCLEX = Clear Exceptions | ESCAPE | 0 | 1 | 1 | 1 1 | 1 | 0 | 0 | 0 | 1 | 0 | For FYL2X8-5 0 < ST(0) < \infty - \infty = 0 < ST(1) < + \infty = 0 < ST(1) < + \infty = 0 < ST(1) < S |
| FSTENV = Store Environment | ESCAPE | 0 | 0 | 1 | MOD | 1 | 1 | 0 | R/ | M | 48 | DISP 40-50 |
| FLDENV = Load Environment | ESCAPE | 0 | 0 | 1 | MOD | 1 | 0 | 0 | R/ | M | + 2 | (f) DISP (0178 = 0 35-45 1443 104 |
| SAVE = Save State | ESCAPE | 1 | 0 | 1 | MOD | 1 | 1 | 0 | R/ | M | | DISP 205-215 |
| RSTOR = Restore State | ESCAPE | 1 | 0 | 1 | MOD | 1 | 0 | 0 | R/ | М | | DISP 205-215 |
| INCSTP = Increment Stack Pointer | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | 0 | 1 | 1 | 1 | 6–12 |
| FDECSTP = Decrement Stack | ESCAPE | 0 | 0 | 1 | 1 1 | 1 | 1 | 0 | 1 | 1 | 0 | 6-12 |



Table 6. 80287 Extensions to the 80286 Instruction Set (cont.)

| | | | | | | | | | | | | | | Clock Count Range |
|---|--|---------|-----|------|------|------|-----|-------|-----|------|---|-----|--------|--------------------------|
| FFREE = Free ST(i) | ESCAPE 1 (| | 1 | 1 | 0 | 0 | 0 | ST(i) | | | | | | 9–16 |
| FNOP = No Operation | ESCAPE 0 (| 1 0 | 10 | 1 | 0 | 1 | 0 | 0 0 | 0 0 |][0 | 0 | 0 0 | ESCAPE | 10-16 × 3 = TOART |
| OTES: if mod=00 then DISI if mod=01 then DISI | =disp-low sign-ex | tende | | h a | re a | abs | en | t | | | | | SCAPE | |
| if mod=10 then DISI if mod=11 then r/m if r/m=000 then EA= | is treated as an ST(| | 1 | | | | | | | | | | | |
| if r/m=000 then EA= | | | | | | | | | | | | | | |
| if r/m=010 then EA= if r/m=011 then EA= if r/m=100 then EA= | =(BP) + (SI) +DISP =(BP) + (DI) +DISP | | | | | | | | | | | | | |
| if r/m=101 then EA= if r/m=110 then EA= | (DI) + DISP (BP) + DISP | | | | | | | | | | | | | |
| if r/m=111 then EA= | | | | | | | | Law | | | | | | |
| *except if mod=000 MF= Memory Form 00—32-bit Re | nat eal | | | | | | | -IOW | | | | | | |
| 01—32-bit In 10—64-bit Re 11—16-bit In | eal | | | | | | | | | | | | | |
| ST(0) = Current sta | ck top | | | | | | | | | | | | | |
| ST(i) i th register d= Destination | below stack top | | | | | | | | | | | | | |
| 0—Destination 1—Destination P= Pop | | | | F | | | | 1 | | | | | | |
| 0—No pop 1—Pop ST(0) | | | | | | | | | | | | | SOAPE | |
| R= Reverse: When 0—Destination | (op) Source | ense o | f R | MB | | | | | | | | | | |
| 1—Source (op For FSQRT : | $-0 \leq ST(0) \leq +$ | | | | | | | | | | | | | |
| For FSCALE: For F2XM1: | $-2^{15} \le ST(1) < 0 \le ST(0) \le 2^{-1}$ | | ar | nd S | T(| 1) i | nte | eger | | | | | | |
| For FYL2X: | $0 < ST(0) < \infty$ $-\infty < ST(1) < -\infty$ | | | | | | | | | | | | | |
| For FYL2XP1: | $0 \le ST(0) < (2$ $-\infty < ST(1) < \infty$ | |)/2 | | | | | | | | | | | |
| For FPTAN : For FPATAN : | $0 \le ST(0) \le \pi/4$ $0 \le ST(0) < ST$ | (1) < - | +∞ | | | | | | | | | | | |
| ESCAPE bit pattern is | 11011. | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | MCST 2 = Increment Stack |
| | | | | | | | | | | | | | | |

Glossary Of 80287 And Floating-Point Terminology

Glossary Or 80281 And Floating-Point Terminology

GLOSSARY OF 80287

This glossary defines many terms that have precise technical meanings as specified in the IEEE 754 Standard. Where these terms are used, they have been capitalized to emphasize the precision of their meanings. In reading these definitions, you may therefore interpret any capitalized terms or phrases as cross-references.

Affine Mode: a state of the 80287, selected in the 80287 Control Word, in which infinities are treated as having a sign. Thus, the values +INFINITY and -INFINITY are considered different; they can be compared with finite numbers and with each other.

Base: (1) a term used in logarithms and exponentials. In both contexts, it is a number that is being raised to a power. The two equations $(y = \log \text{base b of } x)$ and $(b^y = x)$ are the same.

Base: (2) a number that defines the representation being used for a string of digits. Base 2 is the binary representation; Base 10 is the decimal representation; Base 16 is the hexadecimal representation. In each case, the Base is the factor of increased significance for each succeeding digit (working up from the bottom).

Bias: the difference between the unsigned Integer that appears in the Exponent field of a Floating-Point Number and the true Exponent that it represents. To obtain the true Exponent, you must subtract the Bias from the given Exponent. For example, the Short Real format has a Bias of 127 whenever the given Exponent is nonzero. If the 8-bit Exponent field contains 10000011, which is 131, the true Exponent is 131-127, or +4.

Biased Exponent: the Exponent as it appears in a Floating-Point Number, interpreted as an unsigned, positive number. In the above example, 131 is the Biased Exponent.

Binary Coded Decimal: a method of storing numbers that retains a base 10 representation. Each decimal digit occupies 4 full bits (one hexadecimal digit). The hex values A through F (1010 through 1111) are not used. The 80287 supports a Packed Decimal format that consists of 9 bytes of Binary Coded Decimal (18 decimal digits) and one sign byte.

Binary Point: an entity just like a decimal point, except that it exists in binary numbers. Each binary digit to the right of the Binary Point is multiplied by an increasing negative power of two.

C3—C0: the four "condition code" bits of the 80287 Status Word. These bits are set to certain values by the compare, test, examine, and remainder functions of the 80287.

Characteristic: a term used for some non-Intel computers, meaning the Exponent field of a Floating-Point Number.

Chop: to set the fractional part of a real number to zero, yielding the nearest integer in the direction of zero.

Control Word: a 16-bit 80287 register that the user can set, to determine the modes of computation the 80287 will use, and the error interrupts that will be enabled.

Denormal: a special form of Floating-Point Number, produced when an Underflow occurs. On the 80287, a Denormal is defined as a number with a Biased Exponent that is zero. By providing a Significand with leading zeros, the range of possible negative Exponents can be extended by the number of

Glossary-1

122164-001

GLOSSARY OF 80287 AND FLOATING-POINT TERMINOLOGY

bits in the Significand. Each leading zero is a bit of lost accuracy, so the extended Exponent range is obtained by reducing significance.

Double Extended: the Standard's term for the 80287 Temporary Real format, with more Exponent and Significand bits than the Double (Long Real) format, and an explicit Integer bit in the Significand.

Double Floating Point Number: the Standard's term for the 80287's 64-bit Long Real format.

Environment: the 14 bytes of 80287 registers affected by the FSTENV and FLDENV instructions. It encompasses the entire state of the 80287, except for the 8 Temporary Real numbers of the 80287 stack. Included are the Control Word, Status Word, Tag Word, and the instruction, opcode, and operand information provided by interrupts.

Exception: any of the six error conditions (I, D, O, U, Z, P) signalled by the 80287.

Exponent: (1) any power that is raised by an exponential function. For example, the operand to the function mqerEXP is an Exponent. The Integer operand to mqerYI2 is an Exponent.

Exponent: (2) the field of a Floating-Point Number that indicates the magnitude of the number. This would fall under the above more general definition (1), except that a Bias sometimes needs to be subtracted to obtain the correct power.

Floating-Point Number: a sequence of data bytes that, when interpreted in a standardized way, represents a Real number. Floating-Point Numbers are more versatile than Integer representations in two ways. First, they include fractions. Second, their Exponent parts allow a much wider range of magnitude than possible with fixed-length Integer representations.

Gradual Underflow: a method of handling the Underflow error condition that minimizes the loss of accuracy in the result. If there is a Denormal number that represents the correct result, that Denormal is returned. Thus, digits are lost only to the extent of denormalization. Most computers return zero when Underflow occurs, losing all significant digits.

Implicit Integer Bit: a part of the Significand in the Short Real and Long Real formats that is not explicitly given. In these formats, the entire given Significand is considered to be to the right of the Binary Point. A single Implicit Integer Bit to the left of the Binary Point is always 1, except in one case. When the Exponent is the minimum (Biased Exponent is 0), the Implicit Integer Bit is 0.

Indefinite: a special value that is returned by functions when the inputs are such that no other sensible answer is possible. For each Floating-Point format there exists one Nontrapping NaN that is designated as the Indefinite value. For binary Integer formats, the negative number furthest from zero is often considered the Indefinite value. For the 80287 Packed Decimal format, the Indefinite value contains all 1's in the sign byte and the uppermost digits byte.

Infinity: a value that has greater magnitude than any Integer or any Real number. The existence of Infinity is subject to heated philosophical debate. However, it is often useful to consider Infinity as another number, subject to special rules of arithmetic. All three Intel Floating-Point formats provide representations for +INFINITY and -INFINITY. They support two ways of dealing with Infinity: Projective (unsigned) and Affine (signed).

Integer: a number (positive, negative, or zero) that is finite and has no fractional part. Integer can also mean the computer representation for such a number: a sequence of data bytes, interpreted in a standard way. It is perfectly reasonable for Integers to be represented in a Floating-Point format; this is what the 80287 does whenever an Integer is pushed onto the 80287 stack.



GLOSSARY OF 80287 AND FLOATING-POINT TERMINOLOGY



Invalid Operation: the error condition for the 80287 that covers all cases not covered by other errors. Included are 80287 stack overflow and underflow, NaN inputs, illegal infinite inputs, out-of-range inputs, and illegal unnormal inputs.

Long Integer: an Integer format supported by the 80287 that consists of a 64-bit Two's Complement quantity.

Long Real: a Floating-Point Format supported by the 80287 that consists of a sign, an 11-bit Biased Exponent, an Implicit Integer Bit, and a 52-bit Significand—a total of 64 explicit bits.

Mantissa: a term used for some non-Intel computers, meaning the Significand of a Floating-Point Number.

Masked: a term that applies to each of the six 80287 Exceptions I,D,Z,O,U,P. An exception is Masked if a corresponding bit in the 80287 Control Word is set to 1. If an exception is Masked, the 80287 will not generate an interrupt when the error condition occurs; it will instead provide its own error recovery.

NaN: an abbreviation for Not a Number; a Floating-Point quantity that does not represent any numeric or infinite quantity. NaNs should be returned by functions that encounter serious errors. If created during a sequence of calculations, they are transmitted to the final answer and can contain information about where the error occurred.

Nontrapping NaN: a NaN in which the most significant bit of the fractional part of the Significand is 1. By convention, these NaNs can undergo certain operations without visible error. Nontrapping NaNs are implemented for the 80287 via the software in EH87.LIB.

Normal: the representation of a number in a Floating-Point format in which the Significand has an Integer bit 1 (either explicit or Implicit).

Normalizing Mode: a state in which nonnormal inputs are automatically converted to normal inputs whenever they are used in arithmetic. Normalizing Mode is implemented for the 80287 via the software in EH87.LIB.

NPX: Numeric Processor Extension. This is the 80287.

Overflow: an error condition in which the correct answer is finite, but has magnitude too great to be represented in the destination format.

Packed Decimal: an Integer format supported by the 80287. A Packed Decimal number is a 10-byte quantity, with nine bytes of 18 Binary Coded Decimal digits, and one byte for the sign.

Pop: to remove from a stack the last item that was placed on the stack.

Precision Control: an option, programmed through the 80287 Control Word, that allows all 80287 arithmetic to be performed with reduced precision. Because no speed advantage results from this option, its only use is for strict compatibility with the IEEE Standard, and with other computer systems.

Precision Exception: an 80287 error condition that results when a calculation does not return an exact answer. This exception is usually Masked and ignored; it is used only in extremely critical applications, when the user must know if the results are exact.

Projective Mode: a state of the 80287, selected in the 80287 Control Word, in which infinities are treated as not having a sign. Thus the values + INFINITY and - INFINITY are considered the same.

Affine Mode. Thus Projective Mode gives you a greater degree of error control over infinite inputs.

Pseudo Zero: a special value of the Temporary Real format. It is a number with a zero significand and an Exponent that is neither all zeros or all ones. Pseudo zeros can come about as the result of multiplication of two Unnormal numbers; but they are very rare.

Real: any finite value (negative, positive, or zero) that can be represented by a decimal expansion. The fractional part of the decimal expansion can contain an infinite number of digits. Reals can be represented as the points of a line marked off like a ruler. The term Real can also refer to a Floating-Point Number that represents a Real value.

Short Integer: an Integer format supported by the 80287 that consists of a 32-bit Two's Complement quantity. Short Integer is not the shortest 80287 Integer format—the 16-bit Word Integer is.

Short Real: a Floating-Point Format supported by the 80287, which consists of a sign, an 8-bit Biased Exponent, an Implicit Integer Bit, and a 23-bit Significand—a total of 32 explicit bits.

Significand: the part of a Floating-Point Number that consists of the most significant nonzero bits of the number, if the number were written out in an unlimited binary format. The Significand alone is considered to have a Binary Point after the first (possibly Implicit) bit; the Binary Point is then moved according to the value of the Exponent.

Single Extended: a Floating-Point format, required by the Standard, that provides greater precision than Single; it also provides an explicit Integer Significand bit. The 80287's Temporary Real format meets the Single Extended requirement as well as the Double Extended requirement.

Single Floating-Point Number: the Standard's term for the 80287's 32-bit Short Real format.

Standard: "a Proposed Standard for Binary Floating-Point Arithmetic," Draft 10.0 of IEEE Task P754, December 2, 1982.

Status Word: A 16-bit 80287 register that can be manually set, but which is usually controlled by side effects to 80287 instructions. It contains condition codes, the 80287 stack pointer, busy and interrupt bits, and error flags.

Tag Word: a 16-bit 80287 register that is automatically maintained by the 80287. For each space in the 80287 stack, it tells if the space is occupied by a number; if so, it gives information about what kind of number.

Temporary Real: the main Floating-Point Format used by the 80287. It consists of a sign, a 15-bit Biased Exponent, and a Significand with an explicit Integer bit and 63 fractional-part bits.

Pop: to remove from a stack the last item that was placed on the stack.

Transcendental: one of a class of functions for which polynomial formulas are always approximate, never exact for more than isolated values. The 80287 supports trigonometric, exponential, and logarithmic functions; all are Transcendental.

Trapping NaN: a NaN that causes an I error whenever it enters into a calculation or comparison, even a nonordered comparison.

Two's Complement: a method of representing Integers. If the uppermost bit is 0, the number is considered positive, with the value given by the rest of the bits. If the uppermost bit is 1, the number is negative, with the value obtained by subtracting $(2^{\text{bit. count}})$ from all the given bits. For example, the 8-bit number 111111100 is -4, obtained by subtracting 2^8 from 252.

GLOSSARY OF 80287 AND FLOATING-POINT TERMINOLOGY

Unbiased Exponent: the true value that tells how far and in which direction to move the Binary Point of the Significand of a Floating-Point Number. For example, if a Short Real Exponent is 131, we subtract the Bias 127 to obtain the Unbiased Exponent +4. Thus, the Real number being represented is the Significand with the Binary Point shifted 4 bits to the right.

Underflow: an error condition in which the correct answer is nonzero, but has a magnitude too small to be represented as a Normal number in the destination Floating-Point format. The Standard specifies that an attempt be made to represent the number as a Denormal.

Unmasked: a term that applies to each of the six 80287 Exceptions: I,D,Z,O,U,P. An exception is Unmasked if a corresponding bit in the 80287 Control Word is set to 0. If an exception is Unmasked, the 80287 will generate an interrupt when the error condition occurs. You can provide an interrupt routine that customizes your error recovery.

Unnormal: a Temporary Real representation in which the explicit Integer bit of the Significand is zero, and the exponent is nonzero. We consider Unnormal numbers distinct from Denormal numbers.

Word Integer: an Integer format supported by both the 80286 and the 80287 that consists of a 16-bit Two's Complement quantity.

Zero divide: an error condition in which the inputs are finite, but the correct answer, even with an unlimited exponent, has infinite magnitude.



Unbiased Exponent: the true value that tells how far and in which direction to move the Binary Point of the Significand of a Floating-Point Number. For example, if a Short Real Exponent is 131, we subtract the Bias 127 to obtain the Unbiased Exponent +4. Thus, the Real number being represented is the Significand with the Binary Point shifted 4 bits to the right.

Underflow: an error condition in which the correct answer is nonzero, but has a magnitude too small to be represented as a Normal number in the destination Floating-Point format. The Standard specifies that an attempt be made to represent the number as a Denormal.

Unmasked: a term that applies to each of the six 80287 Exceptions: I,D,Z,O,U,P, An exception is Unmasked if a corresponding bit in the 80287 Control Word is set to 0. If an exception is Unmasked, the 80287 will generate an interrupt when the error condition occurs. You can provide an interrupt waying that customizes your error recovery.

Unnormal: a Temporary Real representation in which the explicit Integer bit of the Significand as zero, and the exponent is nonzero. We consider Unnormal numbers distinct from Denormal numbers.

Word Integer: an Integer format supported by both the 80285 and the 80287 test consists of a 16-bit Two's Complement quantity.

Zero divide: an error condition in which the inputs are finite, but the correct answer, even with an unlimited exponent, has infinite magnitude.